

# RC24BKJ V.26 bis 2400 bps Half-Duplex Modem

#### INTRODUCTION

The Rockwell RC24BKJ modem is a synchronous 2400 bits per second (bps) half-duplex modem in a single 68-pin plastic leaded chip carrier (PLCC) package. The RC24BKJ can operate over the public switched telephone network (PSTN) through line terminations provided by a data access arrangement (DAA).

The modem satisfies the telecommunication requirements specified in CCITT recommendations V.26 bis, V.26 Alternative A, V.27 ter, and V.21 Channel 2. The RC24BKJ can operate at speeds of 4800, 2400, 1200, and 300 bps, and also includes the V.27 ter short training sequence option.

The RC24BKJ is designed for use in applications that have standardized on V.26 bis for their physical layer interface. The modem's small size and low power consumption offer the user flexibility in creating a V.26 bis modem customized for specific packaging and functional requirements. Inclusion of V.27 ter and V.21 Channel 2 also provides Group 3 facsimile support for personal computers.

#### **FEATURES**

- Single 68-pin PLCC
- CCITT V.26 bis, V.26 Alternative A, V.27 ter, V.21 Channel 2
- Group 3 facsimile transmission/reception
- Low power consumption: 370 mW (typical)
- 2-wire half-duplex
- Programmable RTS-CTS turn-on time (V.26)
- Programmable RLSD turn-on and turn-off time (V.26)
- Transmit external clock capability
- Programmable dual tone generation
- Programmable tone detection
- Programmable turn-on and turn-off thresholds
- Programmable transmit output level
- Programmable interface memory interrupt
- Diagnostic capability allows telephone line quality monitoring
- Equalization
  - Automatic adaptive
  - Compromise cable (selectable)
- DTE interface: two alternate ports
  - Selectable 6500 or 8085 microprocessor bus
  - CCITT V.24 (EIA-232-D compatible)
- TTL and CMOS compatible






Figure 1. RC24BKJ Modem




Figure 2. RC24BKJ Modem General Interface

2

#### **TECHNICAL SPECIFICATIONS**

#### Configurations, Signaling Rates and Data Rates

The selectable modem configurations, along with the corresponding signaling (baud) rates and data rates, are listed in Table 1.

#### **Tone Generation**

The modem can generate voice-band single or dual tones from 0 Hz to 4800 Hz with a resolution of 0.15 Hz and an accuracy of 0.01%. Tones over 3000 Hz are attenuated. Dual tone generation allows the modem to operate as a programmable DTMF dialer.

#### **Data Encoding**

The data encoding conforms to CCITT recommendations V.26 bis, V.26 Alternative A, V.27 ter, and V.21 Channel 2.

#### **Automatic Adaptive Equalizer**

An adaptive equalizer in V.26 and V.27 ter modes compensates for transmission line amplitude and group delay distortion.

#### Compromise Cable Equalizers

Compromise equalization can improve performance when operating over low quality lines. The modem has cable equalizers selected by the CABLE1 and CABLE2 inputs with the characteristics shown in Table 9. The selected filter operates in both transmit and receive paths.

#### **Transmitted Data Spectrum**

The transmitted data spectrum is shaped in the baseband by an excess bandwidth finite impulse response (FIR) filter with the following characteristics:

When operating at 1600 baud, the transmitted spectrum is shaped by a square root of 50% raised cosine filter.

When operating at 1200 baud, the transmitted spectrum is shaped by a square root of 90% raised cosine filter.

The transmit spectrum characteristics assume that the cable equalizers are disabled.

The out-of-band transmitter energy levels in the 4 kHz – 50 kHz frequency range are below –55.0 dBm.

#### **Turn-on Sequences**

Transmitter turn-on sequence times are shown in Table 2. When the modem is configured for V.26 bis or V.26 Alternative A, the turn-on sequence consists of two segments. The first segment is continuous unscrambled ones. The second segment may be either continuous unscrambled or scrambled ones depending on whether the scrambler/descrambler is selected. Scrambling in the transmitter and descrambling in the receiver, when selected, is done in accordance with CCITT V.27 ter. The duration of both segments is programmable in increments of 0.833 ms from 0 to 54.6 seconds. The default duration of each segment is 30 ms.

#### **Turn-off Sequences**

For V.26, the turn-off sequence consists of approximately 10 ms of remaining data and scrambled or unscrambled ones.

For V.27 ter, the turn-off sequence consists of approximately 10 ms of remaining data and scrambled ones at 1200 baud or approximately 7 ms of remaining data and scrambled ones at 1600 baud followed by 20 ms of no transmitted energy.

In V.21, the transmitter turns off within 7 ms after RTS goes OFF.

When operating in parallel data mode, the turn-off sequence may be extended by 8 bit times.

Table 2. Turn-On Sequence Times

|                               | RTS On to CTS On                      |                                      |  |
|-------------------------------|---------------------------------------|--------------------------------------|--|
| Configuration                 | Echo<br>Protector<br>Tone<br>Disabled | Echo<br>Protector<br>Tone<br>Enabled |  |
| V.26 (All speeds)             | Programmable                          | Not Applicable                       |  |
| V.27 ter 4800 bps Long Train  | 708 ms                                | 913 ms                               |  |
| V.27 ter 4800 bps Short Train | 50 ms                                 | 255 ms                               |  |
| V.27 ter 2400 bps Long Train  | 943 ms                                | 1148 ms                              |  |
| V.27 ter 2400 bps Short Train | 67 ms                                 | 272 ms                               |  |
| V.21 300 bps                  | ≤ 14 ms                               | ≤ 14 ms                              |  |

Table 1. Configurations and Rates

| Configuration  | Modulation*        | Carrier<br>Frequency<br>(Hz)<br>±0.01% | Data<br>Rate<br>(bps)<br>± 0.01% | Baud<br>(Symbols/Sec.) | Bits<br>per<br>Symbol | Constellation<br>Points |
|----------------|--------------------|--|----------------------------------|------------------------|-----------------------|-------------------------|
| V.26 bis 2400  | DPSK               | 1800                                   | 2400                             | 1200                   | 2                     | 4                       |
| V.26 2400 A    | DPSK               | 1800                                   | 2400                             | 1200                   | 2                     | 4                       |
| V.26 1200      | DPSK               | 1800                                   | 1200                             | 1200                   | 1                     | 2                       |
| V.27 ter 4800  | DPSK               | 1800                                   | 4800                             | 1600                   | 3                     | 8                       |
| V.27 ter 2400  | DPSK               | 1800                                   | 2400                             | 1200                   | 2                     | 4                       |
| V.21 300       | FSK                | 1650,1850                              | 300                              | 300                    | 1                     | _                       |
| * Modulation I | egend: DPSK<br>FSK | Differential Phase<br>Frequency Shift  |                                  |                        |                       | ·                       |

#### RC24BKJ

#### Transmit Level

The transmitter output level is programmable in the DSP RAM from 0 dBm to -15.0 dBm and is accurate to  $\pm$  1.0 dB. The modem adjusts the output level by digitally scaling the output to the transmitter's digital-to-analog converter.

#### Scrambler/Descrambler

The modem incorporates a self-synchronizing scrambler/descrambler in accordance with V.27 ter. The V.27 ter scrambler/descrambler may also be enabled in V.26 modes.

#### Receive Dynamic Range

The receiver satisfies PSTN performance requirements for received line signal levels from 0 dBm to -43 dBm measured at the Receiver Analog Input (RXA) input. An external input buffer and filter must be supplied between RXA and RXIN.

The default values of the programmable RLSD turn-on and turn-off threshold levels are -43 dBm and -48 dBm, respectively. The RLSD threshold levels can be programmed over the following range:

Turn on: -10 dBm to -47 dBm Turn off: -10 dBm to -52 dBm

#### **Receiver Timing**

The timing recovery circuit can track a  $\pm$  0.01% frequency error in the associated transmit timing source.

#### **Carrier Recovery**

The carrier recovery circuit can track a  $\pm$  7 Hz frequency offset in the received carrier.

#### Clamping

Received <u>Data</u> (RXD) is clamped to a constant mark whenever RLSD is off.

## V.26 bis 2400 bps Half-Duplex Modem

#### Tone Detectors

The tone detector signal path is separate from the main received signal path thus enabling tone detection to be independent of the receiver status. Tone detector 3 operates in all receive modes. Tone detectors 1 and 2 operate in all modes except V.27 ter. The filter coefficients of each filter are host programmable in RAM.

#### **General Specifications**

The modem power and environmental requirements are shown in Tables 3 and 4, respectively.

Table 3. Power Requirements

| Voltage       | Current (Typ.)<br>@ 25°C | Current (Max.)<br>@ 25°C |
|---------------|--------------------------|--------------------------|
| +5 VDC ± 10%  | 60 mA @ 5.0 V            | 100 mA @ 5.0 V           |
| - 5 VDC ± 10% | 14 mA @ 5.0 V            | 25 mA @ 5.0 V            |

lote: Input voltage ripple ≤ 0.1 volts peak-to-peak. The amplitude of any frequency between 20 kHz and 150 kHz must be less than 500 μV peak.

Table 4. Environmental Requirements

| Parameter         | Specification   |
|-------------------|---|
| Temperature       | ·   |
| Operating         | 0°C to +70°C (32°F to 158°F)  |
| Storage           | -55°C to +125°C (-67°F to 257°F)  |
| Relative Humidity | Up to 90% noncondensing, or a wet bulb temperature up to 35°C, whichever is less. |

#### HARDWARE INTERFACE SIGNALS

The modem functional hardware interface signals are shown in Figure 3. In this diagram, any point that is active when exhibiting the relatively more negative voltage of a two-voltage system (e.g., 0 VDC for TTL or -12 VDC for EIA-232-D) is called active low and is represented by a small circle at the signal point. Active low signals are overscored (e.g., POR).

Open-collector (open-source or open-drain) outputs are denoted by small half circle (e.g., signal IRQ).

A clock intended to activate logic on its rising edge (low-tohigh transition) is called active low, while a clock intended to activate logic on its falling edge (high-to-low transition) is called active high. When a clock input is associated with a small circle, the input activates on a falling edge. If no circle is shown, the input activates on a rising edge.

The modem pin assignments are shown in Figure 4. The pin assignments are listed by pin number in Table 5.

The hardware interconnect signals shown in Figure 3 are listed by functional group in Table 6. The digital and analog signal interface characteristics are defined in Tables 7 and 8, respectively. The hardware interface signals are defined in Table 9.




Figure 3. RC24BKJ Modem Functional Interconnect Diagram

Table 5. RC24BKJ Modem Pin Assignments

| Pin Number | Signal Name                  | I/O Type     |
|------------|------------------------------|--------------|
| 1          | RS3                          | IA           |
| 2          | RS2                          | ΪΑ           |
| 3          | RS1                          | IA           |
| 4          | RS0                          | IA           |
| 5          | XTCLK                        | IA           |
| 6          | NC<br>RTS                    |              |
| 7          | FAIS                         | IA<br>IA     |
| 8<br>9     | <u>EN85</u> I<br><u>EN85</u> | R            |
| 10         | PORI                         | Ö            |
| 11         | XTLI"                        | Ř            |
| 12         | XTLO                         | R            |
| 13         | 12MHZ                        | OD           |
| 14         | 6MHZ                         | OD           |
| 15         | +5VD                         | PWR          |
| 16         | DCLKI                        | R            |
| 17         | SYNCIN2                      | R<br>OA      |
| 18         | CTS<br>TXD                   | IA           |
| 19<br>20   | DCLK                         | OA           |
| 21         | EYESYNC                      | OA OA        |
| 22         | EYECLK                       | OA           |
| 23         | EYEX                         | OA           |
| 24         | ADIN                         | R            |
| 25         | DAOUT                        | R.           |
| 26         | EYEY                         | OA           |
| 27         | RXD                          | OA<br>OA     |
| 28<br>29   | RLSD<br>RCVO                 | R            |
| 30         | AGND2                        | GND          |
| 31         | -5VA                         | PWR          |
| 32         | AUXI                         | AC           |
| 33         | FOUT                         | R            |
| 34         | TXOUT                        | <u> </u>     |
| 35         | AES                          | R<br>R       |
| 36<br>37   | AEE<br>NC                    | n            |
| 37         | ECLKIN1                      | R            |
| 39         | +5VA                         | PWR          |
| 40         | CABLE1                       | IB           |
| 41         | CABLE2                       | IB           |
| 42         | RCVI                         | R            |
| 43         | FIN                          | R            |
| 44         | AOUT                         | R<br>AB      |
| 45<br>46   | RXIN<br>ECLKIN2              | R            |
| 47         | ADOUT                        | R            |
| 48         | DAIN                         | Ŕ            |
| 49         | SYNCIN1                      | R            |
| 50         | RCI                          | R            |
| 51         | NC                           | _            |
| 52         | AGND1                        | R            |
| 53         | AGCIN                        | R            |
| 54<br>55   | DGND2                        | GND<br>IA/OB |
| 55<br>56   | D7<br>D6                     | WOB          |
| 50<br>57   | D5                           | W/OB         |
| 58         | D4                           | WOB          |
| 59         | D3                           | WOB          |
| 60         | D2                           | <b>W</b> OB  |
| 61         | D1                           | WOB          |
| 62         | <u>DO</u>                    | WOB .        |
| 63         | IRQ<br>WOLLE DAY             | <u>0</u> C   |
| 64         | WRITE-R/W                    | IA<br>IA     |
| 65<br>66   | <u>CS</u><br>READ-∳2         | IA<br>IA     |
| 67         | RS4                          | l iâ         |
| 68         | DGND1                        | GND          |
| 11-4 4 110 | No connection leave pin disc |              |

Notes: 1. NC = No connection, leave pin disconnected (open).

I/O Type: Digital signals: see Table 7;
 Analog signals: see Table 8.




Figure 4. RC24BKJ Modem Pin Assignments

Table 6. Modem Hardware Interface Signals

| Name           | Type <sup>1</sup> | Description                                 |
|----------------|-------------------|---|
| Overhead       |                   |   |
| XTLI           | R                 | Connect to Crystal/Oscillator               |
| XTLO           | R                 | Connect to Crystal/Oscillator               |
| PORI           | ID                | Power-On-Reset Input                        |
| +5VD           | PWR               | Connect to Digital +5V Power                |
| +5VA           | PWR               | Connect to Analog +5V Power                 |
| -5VA           | PWR               | Connect to Analog -5V Power                 |
| DGND1, DGND2   | GND               | Connect to Digital Ground                   |
| AGND1, AGND2   | GND               | Connect to Analog Ground                    |
| Microprocessor | Interface         |   |
| D7             | IA/OB             | Data Bus Line 7                             |
| D6             | IA/OB             | Data Bus Line 6                             |
| D5             | IA/OB             | Data Bus Line 5                             |
| D4             | IA/OB             | Data Bus Line 4                             |
| D3             | IA/OB             | Data Bus Line 3                             |
| D2             | IA/OB             | Data Bus Line 2                             |
| D1             | IA/OB             | Data Bus Line 1                             |
| D0             | IA/OB             | Data Bus Line 0                             |
| RS4            | IA                | Register Select 4                           |
| RS3            | IA                | Register Select 3                           |
| RS2            | IA                | Register Select 2                           |
| RS1            | IA                | Register Select 1                           |
| RS0            | IA                | Register Select 0                           |
| CS             | IA                | Chip Select                                 |
| READ-\p42      | IA                | Read Strobe (808X), \$\psi_2\$ Clock (65XX) |
| WRITE-RW       | IA                | Write Strobe (808X), R/W (65XX)             |
| IRQ            | <u> </u>          | Interrupt Request                           |
| V.24 Interface |                   |   |
| RTS            | IA.               | Request to Send                             |
| CTS            | OA                | Clear to Send                               |
| TXD            | IA                | Transmit Data                               |
| RXD            | OA                | Received Data                               |
| RLSD           | OA                | Received Line Signal Detected               |
| DCLK           | OA                | Transmit and Receive Data Clock             |
| XTCLK          | IA                | External Transmit Data Clock                |
| Analog Signals |                   |   |
| TXOUT          | AA                | Connect to Smoothing Filter Input           |
| RXIN           | AB                | Connect to Anti-aliasing Filter Output      |
| AUXI           | AC                | Auxiliary Analog Input                      |
| I              |                   |   |

Table 6. Modem Hardware Interface Signals (Cont'd)

| Name           | Tunal         | Description                              |
|----------------|---------------|--|
| Auxiliary Circ | Type¹         | Description                              |
| EN85           | LA LA         | Enable 8085 Bus                          |
| 12MHz          | OD            |  |
| 6MHz           | OD            | 12 MHz Output<br>6 MHz Output            |
| CABLE1         | IB            | Cable Equalizer Select 1                 |
| CABLE2         | IB            | •  |
| Serial Diagno  |               | Cable Equalizer Select 2                 |
| EYEX           | OA            | Serial Eye Pattern X Output              |
| EYEY           | OA<br>OA      | Serial Eye Pattern Y Output              |
| EYECLK         | OA<br>OA      | Serial Eye Pattern Clock                 |
| EYESYNC        | OA<br>OA      | Serial Eye Pattern Strobe                |
| Modem Interc   |               | Senai Lye Fattern Strobe                 |
| DCLKI          | R             | Connect to DCLK                          |
| ECLKIN1        | R             | Connect to EYECLK                        |
| ECLKIN2        | R             | Connect to EYECLK                        |
| SYNCIN1        | R             | Connect to EYESYNC                       |
| SYNCIN2        | R             | Connect to EYESYNC                       |
| RCVI           | R             | Connect to RCVO                          |
| RCVO           | R             | Mode Select Output                       |
| ADIN           | R             | Connect to ADOUT                         |
| ADOUT          | R             | ADC Output                               |
| DAIN           | R             | Connect to DAOUT                         |
| DAOUT          | R             | DAC/AGC Output                           |
| EN851          | R             | Connect to EN85                          |
| AEE            | R             | Connect to Analog Ground                 |
| AES            | R             | Connect to Analog Ground                 |
| AGCIN          | R             | AGC Input                                |
| AOUT           | A             | Smoothing Filter Output                  |
| FIN            | R             | Connect to FOUT                          |
| FOUT           | R             | Smoothing Filter Output                  |
| RCI            | R             | Connect to +5V through resistor          |
|                | O types are d | lescribed in Table 7 (digital            |
|                |               | able 8 (analog signals).                 |
|                | • ,           | overhead connection; no connection to    |
|                | ost equipmen  | ·  |
|                |               | tied to +5V or ground require individual |
|                | 0K Ω series r | •  |
|                |               |  |
|                |               |  |

Table 7. Digital Interface Characteristics

| Parameter                                 | Symbol          | Min.     | Тур. | Max. | Units | Test Conditions                                    |
|---|-----------------|----------|------|------|-------|--|
| Input High Voltage                        | V <sub>IH</sub> |          |      |      | Vdc   |  |
| Types IA and IB                           |                 | 2.2      | -    | Vœ   |       |  |
| Type ID                                   |                 | 0.8(Vcc) | -    | V∞   |       |  |
| Input High Current<br>Type IB             | Ін              | -        | -    | 40   | μА    | Vcc = 5.5V, V <sub>IN</sub> = 5.5V                 |
| Input Low Voltage                         | VıL             | -0.3     | _    | 0.6  | Vdc   |  |
| input Low Current<br>Type IB              | I <sub>IL</sub> | -        | -    | -400 | μΑ    | V∞ = 5.5V  |
| Input Leakage Current<br>Types IA and ID  | lin             | -        | -    | ±2.5 | μА    | V <sub>IN</sub> = 0 to +5V, V <sub>CC</sub> = 5.5V |
| Output High Voltage                       | Vон             |          |      |      | Vdc   | -  |
| Types OA and OB                           |                 | 3.5      | -    | _    |       | ILOAD = - 100 μA                                   |
| Output High Current<br>Type OD            | Юн              | -        | _    | -0.1 | mA    |  |
| Output Low Voltage                        | Vol             |          |      |      | Vdc   |  |
| Types OA and OC                           |                 | -        | -    | 0.4  |       | ILOAD = 1.6 mA                                     |
| Type OB                                   |                 | -        | -    | 0.4  | 1     | ILOAD = 0.8 mA                                     |
| Output Low Current Type OD                | loL             | -        | -    | 100  | μА    |  |
| Output Leakage Current<br>Types OA and OB | ILO             | -        | -    | ±10  | μΑ    | V <sub>IN</sub> = 0.4 to V <sub>CC</sub> -1        |
| Capacitive Load                           | CL              |          |      |      | ρF    |  |
| Types IA and ID                           |                 | -        | 5    | -    | ·     |  |
| Type IB                                   |                 | -        | 20   | _    |       |  |
| Capacitive Drive                          | CD              |          |      |      | pF    |  |
| Types OA, OB, and OC                      |                 | -        | 100  | -    |       |  |
| Type OD                                   |                 | -        | 50   | _    |       |  |
| Circuit Type                              |                 |          |      |      |       |  |
| Type IA                                   |                 | [        |      |      |       | TTL  |
| Type IB                                   |                 |          |      |      |       | TTL with pull-up                                   |
| Type ID                                   |                 | 1        |      |      |       | POR  |
| Types OA and OB                           |                 |          |      |      |       | TTL with 3-state                                   |
| Type OC and OE                            |                 |          |      |      |       | Open drain   |
| Type OD                                   |                 |          |      |      |       | Clock  |
| Power Dissipation                         | Po              |          | 370  | 625  | mW    | V <sub>CC</sub> = 5.0 V @ 25°C                     |

Table 8. Analog Interface Characteristics

| Name  | Туре | Characteristic                          |
|-------|------|---|
| TXOUT | AA   | Maximum output:                         |
|       |      | Minimum load:                           |
| 1     | 1    | 10K Ω                                   |
|       |      | Smoothing filter transfer function:     |
|       |      | 28735.63/(s + 11547.34)                 |
| RXIN  | AB   | Input impedance:                        |
|       |      | High impedance                          |
| 1     |      | Anti-aliasing filter transfer function: |
|       | -    | 21551.72/(s + 11547.34)                 |
| AUXI  | AC   | Maximum input frequency:                |
| 1     |      | 4800 Hz                                 |
|       |      | Input Impedance:                        |
| i     |      | High impedance                          |
|       |      | Gain to TXOUT:                          |
| ĺ     |      | 0 dBm ±1 dB                             |

Table 9. Hardware Interface Signal Definitions

| Label           | I/O Type | Signal/Definition  |
|-----------------|----------|--|
|                 |          | OVERHEAD SIGNALS   |
| XTLI<br>XTLO    | 0        | Crystal In and Crystal Out. The DSP must be connected to an external crystal circuit consisting of a 24.00014 MHz crystal and two capacitors, or a square wave generator/sine wave oscillator (see Figure 6).  |
| PORI            | ID       | Power-On-Reset Input. After power is applied to the modem, the PORI pin should be driven low for at least 3 μs. The modem then enters a power-on-reset sequence. The modem is ready to use 50 ms after the low-to-high transition of PORI. The POR sequence initializes the modem interface (Figure 5) to default values.                      |
| +5VD            | PWR      | + 5V Digital Supply. +5VD must be connected to +5V ± 10%.  |
| +5VA            | PWR      | + 5V Analog Supply. +5VA must be connected to +5V ± 10%.   |
| –5VA            | PWR      | -5V Analog Supply5VA must be connected to -5V ± 10%.   |
| DGND1,<br>DGND2 | GND      | Digital Ground. DGND1 and DGND2 must be connected to digital ground.   |
| AGND1,<br>AGND2 | GND      | Analog Ground. AGND1 and AGND2 must be connected to analog ground.   |
|                 |          | MICROPROCESSOR BUS   |
|                 |          | Address, data, control, and interrupt hardware interface signals allow modem connection to an 8085 or 6500 bus compatible microprocessor. With the addition of external logic, the interface can be made compatible with a wide variety of other microprocessors, such as the 8080 or 68000.   |
|                 |          | The microprocessor interface allows a microprocessor to change modem configuration, read or write channel and diagnostic data, and supervise modem operation by writing control bits and reading status bits.  |
| D0-D7           | IA/OB    | Data Lines. Eight bidirectional data lines (D0–D7) provide parallel transfer of data between the host and the modem. The most significant bit is D7. Data direction is controlled by the Read Enable (READ–φ2) and Write Enable (WRITE–R/W) signals.   |
|                 |          | During a read cycle, data from the DSP interface memory register is gated onto the data bus by means of three-state drivers in the DSP. These drivers force the data lines high for a one bit, or low for a zero bit. When not being read, the three-state drivers assume their high-impedance (off) state.                                    |
|                 |          | During a write cycle, data from the data bus is copied into the selected DSP interface memory register, with high and low bus levels representing one and zero bit states, respectively.   |
| RS0-RS4         | IA       | Register Select Lines. The five active high Register Select inputs (RS0–RS4) address interface memory registers within the DSP when CS is low. These lines are typically connected to address lines A0–A4.   |
|                 |          | When selected by $\overline{\text{CS}}$ low, the DSP decodes RS0 through RS4 to address one of 32 8-bit internal interface memory registers (00–1F). The most significant address bit is RS4 while the least significant address bit is RS0. The selected register can be read from, or written into, via the 8-bit parallel data bus (D0–D7). |
|                 |          |  |

Table 9. Hardware Interface Signal Definitions (Cont'd)

| TXD IA    | Chip Select. The active low CS input selects and enables the modem DSP for parallel data transfer between the DSP and the host over the microprocessor bus.  The CS input line is typically connected to address line A5 through a decoder.  Read Enable-⊋2 Write Enable-R/W. When EN85 is low (8085 bus selected), reading or writing is controlled by the host pulsing either READ or WRITE input low, respectively, during the microprocessor bus access cycle.  Interrupt Request. IRQ interrupt request output may be connected to the host processor interrupt request input in order to interrupt host program execution for immediate modem service. The IRQ output can be enabled in DSP interface memory to indicate immediate change of conditions in the modem. The use of IRQ is optional depending upon modem application.  The IRQ output structure is an open-drain field-effect-transistor (FET). The IRQ output can be wire-ORed with other IRQ lines in the application system. Any of these sources can drive the host interrupt input low, and the host interrupt servicing process normally continues until all interrupt requests have been serviced (i.e., all IRQ lines have returned high).  Because of the open-drain structure of IRQ, an external pull-up resistor to +5V is required at some point on the IRQ line. The resistor value should be small enough to pull the IRQ line high when all IRQ drivers are off (i.e., it must overcome the leakage currents). The resistor value should be large enough to limit the driver sink current to a level acceptable to each driver. If only the modern IRQ output is used, a resistor value of 5.6K ohms ±20%, 0.25 W, is sufficient.  V.24 SERIAL INTERFACE  Seven pins provide timing, data, and control signals for implementing a CCITT Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D vo |
|-----------|---|
| WRITE-R/W | Write Enable-  Write Enable-R/W. When EN85 is low (8085 bus selected), reading or writing is controlled by the host pulsing either READ or WRITE input low, respectively, during the microprocessor bus access cycle.  Interrupt Request. IRQ interrupt request output may be connected to the host processor interrupt request input in order to interrupt host program execution for immediate modem service. The IRQ output can be enabled in DSP interface memory to indicate immediate change of conditions in the modem. The use of IRQ is optional depending upon modem application.  The IRQ output structure is an open-drain field-effect-transistor (FET). The IRQ output can be wire-ORed with other IRQ lines in the application system. Any of these sources can drive the host interrupt input low, and the host interrupt servicing process normally continues until all interrupt requests have been serviced (i.e., all IRQ lines have returned high).  Because of the open-drain structure of IRQ, an external pull-up resistor to +5V is required at some point on the IRQ line. The resistor value should be small enough to pull the IRQ line high when all IRQ drivers are off (i.e., it must overcome the leakage currents). The resistor value should be large enough to limit the driver sink current to a level acceptable to each driver. If only the modem IRQ output is used, a resistor value of 5.6K ohms ±20%, 0.25 W, is sufficient.  V.24 SERIAL INTERFACE  Seven pins provide timing, data, and control signals for implementing a CCITT Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D voltage levels.  Transmit Data. The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface                         |
| WRITE-R/W | Write Enable-RW. When EN85 is low (8085 bus selected), reading or writing is controlled by the host pulsing either READ or WRITE input low, respectively, during the microprocessor bus access cycle.  Interrupt Request. IRQ interrupt request output may be connected to the host processor interrupt request input in order to interrupt host program execution for immediate modem service. The IRQ output can be enabled in DSP interface memory to indicate immediate change of conditions in the modem. The use of IRQ is optional depending upon modem application.  The IRQ output structure is an open-drain field-effect-transistor (FET). The IRQ output can be wire-ORed with other IRQ lines in the application system. Any of these sources can drive the host interrupt input low, and the host interrupt servicing process normally continues until all interrupt requests have been serviced (i.e., all IRQ lines have returned high).  Because of the open-drain structure of IRQ, an external pull-up resistor to +5V is required at some point on the IRQ line. The resistor value should be small enough to pull the IRQ line high when all IRQ drivers are off (i.e., it must overcome the leakage currents). The resistor value should be large enough to limit the driver sink current to a level acceptable to each driver. If only the modem IRQ output is used, a resistor value of 5.6K ohms ±20%, 0.25 W, is sufficient.  V.24 SERIAL INTERFACE  Seven pins provide timing, data, and control signals for implementing a CCITT Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D voltage levels.  Transmit Data. The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface   |
|           | request input in order to interrupt host program execution for Immediate modem service. The IRQ output can be enabled in DSP interface memory to indicate immediate change of conditions in the modem. The use of IRQ is optional depending upon modem application.  The IRQ output structure is an open-drain field-effect-transistor (FET). The IRQ output can be wire-ORed with other IRQ lines in the application system. Any of these sources can drive the host interrupt input low, and the host interrupt servicing process normally continues until all interrupt requests have been serviced (i.e., all IRQ lines have returned high).  Because of the open-drain structure of IRQ, an external pull-up resistor to +5V is required at some point on the IRQ line. The resistor value should be small enough to pull the IRQ line high when all IRQ drivers are off (i.e., it must overcome the leakage currents). The resistor value should be large enough to limit the driver sink current to a level acceptable to each driver. If only the modem IRQ output is used, a resistor value of 5.6K ohms ±20%, 0.25 W, is sufficient.  V.24 SERIAL INTERFACE  Seven pins provide timing, data, and control signals for implementing a CCITT Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D voltage levels.  Transmit Data. The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface   |
| TXD IA    | wire-ORed with other IRQ lines in the application system. Any of these sources can drive the host interrupt input low, and the host interrupt servicing process normally continues until all interrupt requests have been serviced (i.e., all IRQ lines have returned high).  Because of the open-drain structure of IRQ, an external pull-up resistor to +5V is required at some point on the IRQ line. The resistor value should be small enough to pull the IRQ line high when all IRQ drivers are off (i.e., it must overcome the leakage currents). The resistor value should be large enough to limit the driver sink current to a level acceptable to each driver. If only the modem IRQ output is used, a resistor value of 5.6K ohms ±20%, 0.25 W, is sufficient.  V.24 SERIAL INTERFACE  Seven pins provide timing, data, and control signals for implementing a CCITT Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D voltage levels.  Transmit Data. The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface   |
| TXD IA    | point on the IRQ line. The resistor value should be small enough to pull the IRQ line high when all IRQ drivers are off (i.e., it must overcome the leakage currents). The resistor value should be large enough to limit the driver sink current to a level acceptable to each driver. If only the modem IRQ output is used, a resistor value of 5.6K ohms ±20%, 0.25 W, is sufficient.  V.24 SERIAL INTERFACE  Seven pins provide timing, data, and control signals for implementing a CCITT Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D voltage levels.  Transmit Data. The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface   |
| TXD IA    | Seven pins provide timing, data, and control signals for implementing a CCITT Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D voltage levels.  Transmit Data. The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface  |
| TXD IA    | V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D voltage levels.  Transmit Data. The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface   |
| TXD IA    | Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface   |
|           | memory Transmit Data Register (DBUFF) in parallel data mode (selected by PDM bit).  |
| RXD OA    | Received Data. The modern presents received serial data to the local DTE on the Received Data (RXD) output and to the interface memory Receive Data Register (DBUFF) in both serial and parallel data modes.  |
| RTS IA    | Request to Send. The active low RTS input allows the modem to transmit data present at TXD in the serial data mode or in DBUFF in the parallel data mode when CTS becomes active.   |
|           | The RTS hardware control input is logically ORed with the RTSP bit (Table 10) by the modem to form the resultant control signal.  |
| CTS OA    | Clear To Send. CTS active indicates to the local DTE that the training sequence has been completed and any data present at the TXD input in the serial data mode or in DBUFF in the parallel data mode will be transmitted.   |
|           | CTS response times from RTS are shown in Table 2.   |
|           | The CTS hardware status output parallels the operation of the CTSP bit (Table 10).  |

Table 9. Hardware Interface Signal Definitions (Cont'd)

| Label             | l/O Type | Signal/Definition  |
|-------------------|----------|--|
| RLSD              | OA       | Received Line Signal Detector. For V.26 modes, $\overline{RLSD}$ turns on whenever energy above the turn-on threshold is detected. The $\overline{RLSD}$ off-to-on response time is programmable, with a default time that meets the V.26 and V.26 bis requirement of 10 $\pm$ 5 ms. The $\overline{RLSD}$ on-to-off response time is also programmable, with a default time that meets the V.26 and V.26 bis requirement of 10 $\pm$ 5 ms.  |
|                   |          | For V.27 ter, RLSD goes active at the end of the training sequence. If energy is above the turn-on threshold and training is not detected, the RLSD off-to-on response time is 804 baud times. The RLSD on-to-off time is 11.6 ± 5 ms.   |
|                   |          | For V.21, RLSD turns on whenever energy above the turn-on threshold is detected.   |
|                   |          | For all configurations the RLSD on-to-off response time ensures that all valid data bits have appeared on RXD.   |
|                   |          | The RLSD programmable threshold levels default to -43 dBm for off-to-on and to -48 dBm for on-to-off. A minimum hysteresis of 2 dBm exists between the actual off-to-on and on-to-off transition levels. The threshold level and hysteresis are measured with a modulated signal applied to the Receiver Analog (RXA) input. Note that performance may be degraded when the received signal level is less than -43 dBm.  |
| DCLK              | OA       | <b>Data Clock</b> . The modem outputs a single mode-dependent synchronous data clock (DCLK) for USRT timing. The DCLK frequency is 4800, 2400, 1200, or 300 Hz ( $\pm$ 0.01%) with a duty cycle of 50 $\pm$ 1%. (See Figure 6.)  |
|                   |          | Transmit Data (TXD) must be stable during the one microsecond period immediately preceding the rising edge of DCLK and following the rising edge of DCLK.  |
| XTCLK             | IA       | External Transmit Clock. The XTCLK input is for an External Transmit Clock provided by the local DTE. When enabled by the EXTCLK bit in interface memory, the transmitter synchronizes to the external clock. The clock supplied at XTCLK must have a frequency equal to the data signalling rate ± 0.01% with a duty cycle of 50 ± 1%. The XTCLK input is then reflected at the DCLK output.  |
|                   |          | Transmit Data (TXD) must be stable for 5 μs immediately preceding the rising edge of XTCLK.  |
|                   |          | ANCILLARY SIGNALS  |
| EN85              | IA       | Enable 85. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using φ2 and R/W. In the 6500 configuration, the READ input becomes φ2 and the WRITE input becomes R/W. This selection is performed only during initialization, i.e., when power is turned on or when POR is activated. |
| CABLE1,<br>CABLE2 | IB<br>IB | Cable Equalizer Select 1 and 2. The CABLE1 and CABLE2 inputs select equalization for the following cable lengths:  |
|                   |          | Cable Gain (dB)*   |
|                   |          | CABLE2 CABLE1 Length 700 Hz 1500 Hz 2000 Hz 3000 Hz<br>Low Low 0.0 km 0.00 0.00 0.00 0.00  |
|                   |          | Low High 1.8 km -0.99 -0.20 +0.15 +1.43  |
|                   |          | High Low 3.6 km -2.39 -0.65 +0.87 +3.06<br>High High 7.2 km -3.93 -1.22 +1.90 +4.58  |
|                   |          | * Relative to 1700 Hz for length of 0.4 mm diameter cable.   |
|                   |          | Modems may be connected by direct wiring, such as leased telephone cable or through the PSTN, by means of a data access arrangement. In either case, the modem analog signal is carried by copper wire cabling for at least some of its route.   |
|                   |          | To minimize the impact of this copper wire passband shaping, a compromise equalizer with more attenuation at the lower frequencies than at the higher frequencies can be placed in series with the analog signal. The modern includes three such equalizers designed to compensate for cable distortion. When selected, the equalizers are inserted in the transmit path when transmitting, and in the receive path when receiving.  |

Table 9. Hardware Interface Signal Definitions (Cont'd)

| Label         | I/O Type | Signal/Definition  |
|---------------|----------|--|
|               |          | ANALOG SIGNALS   |
|               |          | The Transmitter Analog Output (TXOUT) and Receiver Analog Input (RXIN) allow modem connection to either a leased line or the PSTN through the appropriate buffering and an audio transformer or a data access arrangement. The Auxiliary Input (AUXI) provides access to the transmitter for summing audio signals with the modem's transmitter output. The analog signal characteristics are described in Table 8.  |
| TXOUT         | AA       | Transmitter Analog Output. TXOUT can supply a maximum of ± 3.03 volts into a load resistance of 10K ohms minimum. A 600 ohm line impedance can be matched using an external smoothing filter with a 604 ohm series resistor in its output. The smoothing filter should have a transfer function of 28735.63/(s + 11547.34).  |
| RXIN          | AB       | Receiver Analog Input. The RXIN input is high impedance. RXIN requires an external anti-aliasing filter between the modern and the line interface, with a transfer function of 21551.72/(s + 11547.34). The maximum input level into the anti-aliasing filter should not be greater than 0 dBm.  |
|               |          | The filters required for anti-aliasing on the receiver input and the smoothing filter on the transmitter output have a single pole within the modem's passband (11,542 radians). Internal filters compensate for its presence, therefore, the pole location must not be changed. Some variation from the recommended resistor and capacitor values is permitted as long as the pole is not moved, overall gain is preserved, and the device is not required to drive a load of less than 10K ohms. |
| AUXI          | AC       | Auxiliary Analog Input. AUXI allows access to the transmitter for the purpose of interfacing with user-provided equipment. Because this is a sampled input, any signal above 4800 Hz will cause aliasing errors. The input is high impedance and the gain to TXOUT is 0 dBm ± 1 dB.  |
|               |          | DIAGNOSTIC SIGNALS   |
|               |          | Four signals provide the timing necessary to create an oscilloscope quadrature eye pattern. The eye pattern is simply a display of the received baseband constellation. By observing this constellation, common line disturbances can usually be identified.   |
| EYEX,<br>EYEY | OA<br>OA | Serial Eye Pattern X Output.  Serial Eye Pattern Y Output. The EYEX and EYEY outputs provide two serial bit streams containing data for display on the oscilloscope X axis and Y axis, respectively. This serial digital data must first be converted to parallel digital form by two serial-to-parallel converters and then to analog form by two digital-to-analog (D/A) converters.   |
| :             |          | EYEX and EYEY outputs are 9-bit words with their sign bits repeated. The 9-bit data words are shifted out sign bit first. EYEX and EYEY are clocked by the rising edge of EYECLK.  |
| EYECLK        | OA       | Serial Eye Pattern Clock. EYECLK is a 230.4 kHz clock. EYECLK is a clock derived from EYECLK and EYESYNC for shifting EYEX and EYEY data into the serial-to-parallel converters.   |
| EYESYNC       | OA       | Serial Eye Pattern Strobe. EYESYNC is a 9600 Hz strobe used for loading the eye pattern D/A converters.  |
|               |          |  |
|               |          |  |
|               |          |  |
|               |          |  |
|               |          |  |
|               |          |  |

#### SOFTWARE INTERFACE

#### INTERFACE MEMORY

The DSP communicates with the host processor by means of a dual-port, interface memory. The interface memory in the DSP contains thirty-two 8-bit registers, labeled register 00 through 1F (Figure 5). Each register can be read from, or written into, by both the host and the DSP.

The host can control modem operation by writing control bits to DSP interface memory and writing parameter values to DSP RAM through interface memory. The host can monitor modem operation by reading status bits from DSP interface memory and reading parameter values from DSP RAM through interface memory.

Table 10 defines the interface memory bits. In Table 10, interface memory bits are referred to using the format Z:Q. The register number is designated by Z (00 through 1F), and the bit number by Q (0 through 7, 0 = LSB).

#### **DSP RAM ACCESS**

The DSP contains 16-bit words of random access memory (RAM). Because the DSP is optimized for performing complex arithmetic, the RAM is organized into real (X RAM) and imaginary (Y RAM) parts. The host processor can read or write both the X RAM and the Y RAM.

DSP interface memory is an intermediary during data exchanges between the host and DSP RAM. The address stored in interface memory RAM address registers by the host determines the DSP RAM address for data access.

The 16-bit words are transferred between DSP RAM and DSP interface memory once each baud or sample time as selected by the BRx (x = 1 or 2) bit. The baud and data rate are determined by the selected configuration, but the sample rate is fixed at 9600 Hz for every mode.

The DSP RAM access functions, codes, and registers are identified in Table 11.

| Register                                       | Register      | Bit                      |         |           |        |          |        |       | Default   |            |
|--|---------------|--------------------------|---------|-----------|--------|----------|--------|-------|-----------|------------|
| Function                                       | Address (Hex) | 7                        | 6       | . 5       | 4      | 3        | 2      | 1     | 0         | Value (Bin |
| Interrupt Handling                             | 1F            | PIA                      |         | _         | PIE    | PIREQ    |        |       | SETUP     | -xxo-xx    |
|  | 1E            | IA2                      | IA1     | IE2       | _      | BA2      | IE1    |       | BA1       | 0X-0X      |
| High Speed Control                             | 10            |                          |         | _         | _      | T -      | _      |       | EXTCLK    | XXXXXXX    |
| Not Available                                  | 1C            | _                        | _       | _         | _      |          | _      | _     | _         | XXXXXXX    |
|  | 1B            | _                        | _       | _         |        | _        | _      |       |           | XXXXXXX    |
|  | 1A            |                          | _       | _         | _      |          | _      | _     |           | XXXXXXX    |
|  | 19            | 1                        | _       | _         | _      |          | -      |       | _         | XXXXXXX    |
|  | 18            |                          |         |           |        |          | _      |       |           | XXXXXXX    |
|  | 17            | _                        | _       | _         |        | _        |        | _     | _         | XXXXXXX    |
|  | 16            |                          |         |           | _      |          | _      | _     |           | XXXXXXX    |
| RAM Access 2 Control & Status                  | 15            | ACC2                     | 0       | 0         | 0      | 0        | BR2    | WRT2  | CR2       | 0000000    |
|  | 14            |                          | ·       | RAM       | ADDRES | S 2 (ADD | 2)     |       | <b></b> - | 0000000    |
|  | 13            |                          |         |           |        | MSB (XDA |        |       |           |            |
|  | 12            | X RAM DATA 2 LSB (XDAL2) |         |           |        |          |        |       |           |            |
|  | 11            | Y RAM DATA 2 MSB (YDAM2) |         |           |        |          |        |       |           |            |
|  | 10            |                          | Y RAM D | ATA 2 LSE |        |          |        | BUFF) |           |            |
| V.27 Scrambler Enable                          | 0F            | F                        | ED      |           |        |          |        | CTSP  | CDET      | XXXX-      |
| and  | 0E            |                          | SCRE    | _         | _      | _        |        |       |           | XOXXXXX    |
| High Speed Status                              | 0D            | RX                       | PNDET   | <u> </u>  |        | _        |        |       | _         | XXXXX      |
|  | oc            | _                        |         | DATA      | SCR1   | PN       | P2     | P1    | SIDLE     | XX         |
| Programmable Interrupts                        | 0B            |                          |         | •         | ITBM   | sĸ       | ·      |       | •         | 0000000    |
|  | 0A            | T                        | RIG     | ANDOR     |        |          | ITADRS |       |           | 0000000    |
| High Speed Control                             | 09            |                          | EQSV    | EQFZ      |        |          | _      |       | Γ –       | XOOXXXX    |
| Tone Detect and<br>High Speed Control & Status | 08            | FR3                      | FR2     | FR1       | 12TH   | PNSUC    | _      |       | _         | 0-xx       |
| Mode Control*                                  | 07            | RTSP                     | TDIS    | PDM       | SHTR   | EPT      | SQEXT  | T2    | _         | 00000012   |
| •  | 06            |                          |         |           | CON    | IF.      |        |       |           | 0000010    |
| RAM Access 1 Control & Status                  | 05            | ACC1                     | 0       | 0         | 0      | 0        | BR1    | WRT1  | CR1       | 1000010    |
|  | 04            |                          |         |           |        | S 1 (ADD |        |       |           | 0001011    |
|  | 03            | X RAM DATA 1 MSB (XDAM1) |         |           |        |          |        |       |           |            |
|  | 02            | X RAM DATA 1 LSB (XDAL1) |         |           |        |          |        |       |           |            |
|  | 01            | Y RAM DATA 1 MSB (YDAM1) |         |           |        |          |        |       |           |            |
|  | 00            | Y RAM DATA 1 LSB (YDAL1) |         |           |        |          |        |       |           |            |

Figure 5. RC24BKJ DSP Interface Memory Map

This symbol in the "Bit" columns indicates that the bit is reserved for modern use only (do not after the X value in the "Default Value" column)

This symbol in the "Default Value" column indicates that the bit value is determined by operating conditions

Table 10. Modem Interface Memory Bit Definitions

| Memory Default  Mnemonic Location Value |              |    | Name/Description  |  |  |  |  |
|---|--------------|----|---|--|--|--|--|
| 12TH                                    | 08:4         | 0  | Select 12th Order. Control bit 12TH is used to enable the tone detectors to operate as one 12th order filter (using FR3) or to operate as three parallel independent 4th order filters (FR1, FR2, FR3). The 12TH bit is valid in all receive modes except V.27 (RTSP and RTS off).  |  |  |  |  |
| ACC1                                    | 05:7         | 1  | RAM Access 1. Control bit ACC1 is used to enable the modem to access the RAM asso ated with the address in the ADD1 and CR1 bits. WRT1 determines if a read or write is p formed.   |  |  |  |  |
| ACC2                                    | 15:7         | 0  | RAM Access 2. Control bit ACC2 is used to enable the modem to access the RAM associated with the address in the ADD2 and CR2 bits. WRT2 determines if a read or write is performed.   |  |  |  |  |
| ADD1                                    | 04:0-7       | 17 | RAM Address 1. ADD1 contains the RAM address used to access the modem's Data or Coefficient RAM (depending on CR1) via the X RAM Data 1 LSB and MSB words (2:0-7 and 3:0-7) and the Y RAM Data 1 LSB and MSB words (0:0-7 and 1:0-7).   |  |  |  |  |
| ADD2                                    | 14:0-7       | 00 | RAM Address 2. ADD2 contains the RAM address used to access the modem's Data or Coefficient RAM (depending on CR2) via the X RAM Data 2 LSB and MSB words (12:0-7 and 13:0-7) and the Y RAM Data 2 LSB and MSB words (10:0-7 and 11:0-7).   |  |  |  |  |
| ANDOR                                   | 0A:5         | o  | AND/OR Bit Mask Function. When control bit ANDOR is a 1 and the programmable interrupt is enabled (PIE bit = 1), the modem will assert IRQ if all the bits in the register specified by ITADRS and masked by ITBMSK are ones. When ANDOR is a 0 and the programmable interrupt is enabled, the modem will assert IRQ if any one of the bits in the register specified by ITADRS and masked by ITBMSK is a one.  |  |  |  |  |
| BA1                                     | 1E:0         | _  | Buffer Available 1. Status bit BA1 is used to indicate that the modem has either written diagnostic data to, or read diagnostic data from, the Y RAM DATA 1 LSB (YDAL1) register (00:0-7). This condition can also cause IRQ to be asserted. (See IE1 and IA1.)   |  |  |  |  |
| BA2                                     | 1E:3         | _  | Buffer Available 2. In the parallel data mode, status bit BA2 is used to indicate that the modem has read register 10:0-7 (DBUFF) when transmitting (buffer becomes empty), or it has written register 10:0-7 (DBUFF) when receiving (buffer becomes full). In the serial data mode, BA2 is used to indicate that the modem has either written diagnostic data to, or read diagnostic data from, the Y RAM DATA 2 LSB (YDAL2) register (10:0-7). These conditions can also cause IRQ to be asserted. (See IE2 and IA2.) |  |  |  |  |
| BR1                                     | 05:2         | 1  | Baud Rate 1. Control bit BR1 is used to enable RAM access for ADD1 at the baud rate or at the sample rate.  |  |  |  |  |
| BR2                                     | 15:2         | 0  | Baud Rate 2. Control bit BR2 is used to enable RAM access for ADD2 at the baud rate or at the sample rate.  |  |  |  |  |
| CDET                                    | 0F:0         | -  | Carrier Detected. Status bit CDET is used to indicate that the receiver has finished receiving the training sequence or has turned on due to detecting energy above threshold, and is receiving data; or the receiver is in the idle state or is in the process of training.  |  |  |  |  |
| CONF                                    | 06:0-7       | 04 | CONF Configuration  CONF Configuration  V.26 bis 2400 bps  06 V.26 bis 1200 bps  44 V.26 Alternative A 2400 bps  0A V.27 ter 4800 bps  09 V.27 ter 2400 bps  20 V.21 Channel 2 300 bps (FSK)  Transmit: Dual Tone  Receive: Tone Detector   |  |  |  |  |
| CR1                                     | <b>0</b> 5:0 | 1  | Coefficient RAM 1 Select. Control bit CR1 is used to enable the ADD1 address to access Coefficient RAM or Data RAM.   |  |  |  |  |
| CR2                                     | 15:0         | o  | Coefficient RAM 2 Select. Control bit CR2 is used to enable the ADD2 address to access Coefficient RAM or Data RAM.   |  |  |  |  |

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

| Memory Def<br>Mnemonic Location Va |        | Value |   |  |  |  |  |
|------------------------------------|--------|-------|---|--|--|--|--|
| CTSP                               | 0F:1   | _     | Clear To Send Parallel. Status bit CTSP is used to indicate to the DTE that the training sequence has been completed and any data present at TXD in serial data mode or DBUFF in parallel data mode will be transmitted. CTSP parallels the operation of the CTS pin.   |  |  |  |  |
| DATA                               | 0C:5   | _     | Data Mode. Status bit DATA indicates when the high speed transmitter/receiver is in the data mode.  |  |  |  |  |
| DBUFF                              | 10:0-7 | -     | <b>Data Buffer.</b> In the parallel data mode, the host obtains received data from the modem by reading a data byte from DBUFF; the host sends data to the modem to be transmitted by writing a data byte to DBUFF.   |  |  |  |  |
| EPT                                | 07:3   | 1     | Echo Protector Tone Enable. When control bit EPT is a 1, an unmodulated carrier is transmitted for 187.5 ms followed by 20 ms of no transmitted energy prior to the transmission of the V.27 training sequence. When EPT is a 0, neither the echo protector tone nor the 20 ms of no energy are transmitted prior to the V.27 transmission of the training sequence. (See status bit P1.) |  |  |  |  |
| EQFZ                               | 09:5   | О     | <b>Equalizer Freeze.</b> Control bit EQFZ is used to disable updating of the receiver's adaptive equalizer taps.  |  |  |  |  |
| EQSV                               | 09:6   | 0     | Equalizer Save. Control bit EQSV is used to disable zeroing of the adaptive equalizer taps when reconfiguring the modem or when entering the training state. Adaptive equalizer taps are also not updated during training. For short train only, this bit is used in conjunction with the SHTR bit.   |  |  |  |  |
| EXTCLK                             | 1D:0   | 0     | External Clock Select. When control bit EXTCLK is a 1 and the modem is configured as a V.26 or V.27 transmitter, the transmitter derives its timing from an external clock supplied to the hardware input XTCLK.  |  |  |  |  |
| FED                                | 0F:7,6 | _     | Fast Energy Detector. Status bits FED indicate the level of the received signal.  |  |  |  |  |
| FR1                                | 08:5   |       | Frequency No. 1. Status bit FR1 indicates when energy above tone detector 1's turn-on threshold is detected. The default detection range = $2100 \text{ Hz} \pm 25 \text{ Hz}$ . FR1 is valid in all receive modes except V.27 ter (RTSP and $\overline{\text{RTS}}$ off).  |  |  |  |  |
| FR2                                | 08:6   | _     | Frequency No. 2. Status bit FR2 indicates when energy above tone detector 2's turn-on threshold is detected. The default detection range = 1100 Hz ± 30 Hz. FR2 is valid in all receive modes except V.27 ter (RTSP and RTS off).   |  |  |  |  |
| FR3                                | 08:7   | -     | Frequency No. 3. Status bit FR3 indicates when energy above tone detector 3's turn-on threshold is detected, The default detection range = 400 Hz $\pm$ 15 Hz. FR3 is valid in all receive modes (RTSP and RTS off).  |  |  |  |  |
| IA1                                | 1E:6   | -     | Interrupt Active 1. Status bit IA1 is used to indicate that bit BA1 caused IRQ to be asserted when enabled by the IE1 bit. (See IE1 and BA1.)   |  |  |  |  |
| IA2                                | 1E:7   | -     | Interrupt Active 2 . Status bit IA2 is used to indicate that bit BA2 caused $\overline{\text{IRQ}}$ to be asserted when enabled by the IE2 bit. (See IE2 and BA2.)  |  |  |  |  |
| IE1                                | 1E:2   | 0     | Interrupt Enable 1. Control bit IE1 is used to enable assertion of IRQ when BA1 is set to a 1 by the modem. (See BA1 and IA1.)  |  |  |  |  |
| IE2                                | 1E:5   | 0     | Interrupt Enable 2. Control bit IE2 is used to enable assertion of IRQ when BA2 is set to a 1 by the modem. (See BA2 and IA2.)  |  |  |  |  |
| ITADRS                             | 0A:0-4 | 0     | Interrupt Address. These 5 bits specify the register upon which the programmable interrupt and ITBMSK will take effect.   |  |  |  |  |
| ITBMSK                             | 0B:0-7 | 00    | Interrupt Bit Mask. This byte performs a bit mask on the register specified in ITADRS for the programmable interrupt processing. A one in any position in ITBMSK will cause the modem to assert IRQ on the corresponding bit or bits in the register specified by ITADRS according to the ANDOR bit and the TRIG bits if PIE is set by the host and PIREQ is reset.                       |  |  |  |  |

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

| Mnemonic | Memory<br>Location | Default<br>Value | Name/Description   |
|----------|--------------------|------------------|--|
| P1       | <b>0</b> C:1       | _                | P1 Sequence. When configured as a V.27 transmitter, status bit P1 indicates the P1 sequence is or is not being sent. When configured as a receiver, the P1 bit has no meaning.   |
| P2       | 0C:2               | -                | P2 Sequence. When configured as a V.27 transmitter, status bit P2 indicates the P2 sequence is or is not being sent. When configured as a V.27 receiver, P2 indicates the search for the P2 to PN transition is or is not occurring.   |
| PDM      | 07:5               | О                | Parallel Data Mode. Control bit PDM selects either parallel data mode or serial data mode.   |
|          |                    |                  | In parallel data mode, if the modem is a transmitter, data for transmission is accepted from DBUFF (10:0-7); if the modem is a receiver, the modem provides received data to DBUFF (10:0-7) and to the RXD output pin. In serial data mode, if the modem is a transmitter, data for transmission is accepted from the TXD input pin; if the modem is a receiver, the modem provides received data only to the RXD output pin.                                |
| PIA      | 1F:7               | _                | Programmable Interrupt Active. Status bit PIA is used to indicate that bit PIREQ caused IRQ to be asserted when enabled by the PIE bit. (See PIE and PIREQ.)   |
| PIE      | 1F:4               | O                | Programmable Interrupt Enable. Control bit PIE is used to enable assertion of IRQ when PIREQ is set to a 1 by the modem. (See PIA and PIREQ.)  |
| PIREQ    | 1F:3               | -                | Programmable Interrupt Request. Status bit PIREQ is used to indicate that the interrupt condition specified by ITBMSK, ITADRS, TRIG, and ANDOR is true. (See PIA and PIE.)   |
| PN       | 0C:3               | _                | PN Sequence. When the modem is configured as a V.27 transmitter, status bit PN Indicates the PN sequence is or is not being sent. When the modem is configured as a V.27 receiver, PN indicates the PN sequence is or is not being received.   |
|          |                    |                  | When the modem is configured as a V.26 transmitter, status bit PN = 1 indicates that the transmitter is sending segment 1 of the synchronizing sequence (unscrambled ones). When the modem is configured as a V.26 receiver, the PN bit has no meaning.  |
| PNDET    | <b>0</b> D:6       | -                | PN Detected. Status bit PNDET indicates that the receiver has detected the PN portion of the training sequence or that PN has not been detected.   |
| PNSUC    | 08:3               | -                | PN Success. Status bit PNSUC indicates that the receiver has successfully trained at the end of the PN portion of the V.27 training sequence or that a successful training has not occurred.   |
| RTSP     | 07:7               | 0                | Request To Send Parallel. Control bit RTSP is used to enable a transmit sequence. The modem will continue to transmit until RTSP is reset (or RTS is turned off) and the turn-off sequence has been completed. RTSP parallels the operation of the RTS hardware input pin. These inputs are "ORed" by the modem.   |
| RX       | <b>0</b> D:7       | _                | Receive State. Status bit RX indicates that the modem is in the receive or transmit state. (See RTSP.)   |
| SCR1     | 0C:4               | _                | Scrambled Ones. When the modem is configured as a V.27 transmitter, status bit SCR1 indicates that scrambled ones are or are not being sent. When the modem is configured as a V.27 receiver, SCR1 indicates scrambled ones are or are not being received.   |
|          |                    |                  | When the modem is configured as a V.26 transmitter, status bit SCR1 = 1 indicates that the transmitter is sending segment 2 of the synchronizing sequence (unscrambled or scrambled ones).   |
|          |                    |                  | When the modem is configured as a V.26 receiver, status bit SCR1 = 1 indicates that the modem has detected energy above the RLSD turn-on threshold, completed AGC stabilization, and is active prior to turning on RLSD. SCR1 is reset to 0 when the receiver enters data mode and turns on RLSD, or if energy falls below the RLSD turn-off threshold before entering data mode.  |
| SCRE     | 0E:6               | 0                | Scrambler/Descrambler Enable. When control bit SCRE is a 1 and the modem is configured for a V.26 mode transmitter, a V.27 ter scrambler is inserted in the transmit data path. When control bit SCRE is a 1 and the modem is configured for a V.26 mode receiver, a V.27 ter descrambler is inserted in the receive data path. This bit is automatically set to a 0 by the modem when a V.26 mode is selected, and set to a 1 when a V.27 mode is selected. |

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

| Memory Mnemonic Location |                | Default<br>Value | Name/Description   |  |  |  |  |
|--------------------------|----------------|------------------|--|--|--|--|--|
| SETUP                    | 1F:0           | 0                | Setup. Control bit SETUP is used to inform the modem to implement a configuration change after the host writes a configuration code into the CONF bits (6:0-7) or changes any of bits 0 through 5 in register 7 (7:0-5).   |  |  |  |  |
| SHTR                     | 07:4           | 0                | <b>Short Train Mode.</b> Control bit SHTR is used to enable short training sequence in valid modes.  |  |  |  |  |
| SIDLE                    | 0C:0           | _                | Silence/Idle. When configured as a high speed transmitter, status bit SIDLE indicates the modem is or is not transmitting silence. When configured as a high speed receiver, SIDLE indicates the modem is waiting for energy or is idling.   |  |  |  |  |
| SQEXT                    | 07:2           | 0                | Squelch Extend. Control bit SQEXT determines the length of time (20 ms or 140 ms) in V.27 modes that the modem receiver is inhibited from receiving any signal after transmitter turn-off.   |  |  |  |  |
| T2                       | 07:1           | 1                | T/2 Equalizer Select. When control bit T2 is a 1, the receiver's adaptive equalizer is fractionally spaced. When T2 is a 0, the equalizer is T spaced (T=1 baud time). In V.26 modes it is recommended that T2 is always set to 1; if set to 0, the receiver may not meet all specifications and performance requirements.   |  |  |  |  |
| TDIS                     | 07:6           | 0                | <b>Training Disable.</b> Control bit TDIS, valid in V.27 modes only, is used to prevent the modem from recognizing a training sequence and entering the training state when receiving; or to disable sending of the training sequence when transmitting.   |  |  |  |  |
| TRIG                     | 0A:6-7         | 0                | Interrupt Triggering. These two bits select how the programmable interrupt is to occur if this interrupt is enabled (PIE bit = 1). The host has the option to be continuously interrupted whenever the interrupt condition is true (DC level triggered), or to be interrupted only when the interrupt condition transitions from false to true, transitions from true to false, or transitions from false to true or from true to false. |  |  |  |  |
| WRT1                     | 05:1           | 0                | RAM Write 1. Control bit WRT1 enables the modem to write the data from the Y RAM Data 1 registers into its internal RAM or to read data from its internal RAM and store the data into the X RAM Data 1 registers and Y RAM Data 1 registers as addressed by ADD1 and CR1, and controlled by ACC1.  |  |  |  |  |
| WRT2                     | 15:1           | 0                | RAM Write 2. Control bit WRT2 enables the modem to write the data from the Y RAM Data 2 registers into its internal RAM or to read data from its internal RAM and store the data into the X RAM Data 2 registers and Y RAM Data 2 registers as addressed by ADD2 and CR2, and controlled by ACC2.  |  |  |  |  |
| XDAL1                    | 02:0-7         | -                | X RAM Data 1 LSB. XDAL1 is the least significant byte of the 16-bit X RAM 1 data word used in reading X RAM locations.   |  |  |  |  |
| XDAL2                    | 12:0-7         | -                | X RAM Data 2 LSB. XDAL2 is the least significant byte of the 16-bit X RAM 2 data word used in reading X RAM locations.   |  |  |  |  |
| XDAM1                    | 03:0-7         | -                | X RAM Data 1 MSB. XDAM1 is the most significant byte of the 16-bit X RAM 1 data word used in reading X RAM locations.  |  |  |  |  |
| XDAM2                    | 13:0-7         | -                | X RAM Data 2 MSB. XDAM2 is the most significant byte of the 16-bit X RAM 2 data word used in reading X RAM locations.  |  |  |  |  |
| YDAL1                    | <b>0</b> 0:0-7 | <u> </u>         | Y RAM Data 1 LSB. YDAL1 is the least significant byte of the 16-bit Y RAM 1 data word used in reading Y RAM locations, or writing X or Y RAM locations in the modem.   |  |  |  |  |
| YDAL2                    | 10:0-7         | _                | Y RAM Data 2 LSB. YDAL2 is the least significant byte of the 16-bit Y RAM 2 data word used in reading Y RAM locations, or writing X or Y RAM locations in the modern.  |  |  |  |  |
| YDAM1                    | 01:0-7         | _                | Y RAM Data 1 MSB. YDAM1 is the most significant byte of the 16-bit Y RAM 1 data word used in reading Y RAM locations, or writing X or Y RAM locations in the modem.  |  |  |  |  |
| YDAM2                    | 11:0-7         | -                | Y RAM Data 2 MSB. YDAM2 is the most significant byte of the 16-bit Y RAM 2 data word used in reading Y RAM locations, or writing X or Y RAM locations in the modem.  |  |  |  |  |

Table 11. Modem DSP RAM Access Codes

| No.  | Function   | BRx _ | CRx   | ADDx       | Read Reg. No. |
|------|--|-------|-------|------------|---------------|
| 1    | Received Signal Samples                              | 0     | 0     | 15         | 2,3           |
| 2    | Average Power  | o     | 0     | 14         | 2,3           |
| 3    | AGC Gain Word  | o     | 1 1   | 15         | 2,3           |
| 4    | AGC Slew Rate  | 0     | l o   | 95         | 0,1           |
| 5    | Tone 1 Frequency                                     | O     | 1 1   | 21         | 2,3           |
| 6    | Tone 1 Transmit Output Level                         | O     | l o [ | 22         | 2,3           |
| 7    | Tone 2 Frequency                                     | o     | 1 1   | 22         | 2,3           |
| 8    | Tone 2 Transmit Output Level                         | O     | 0     | 23         | 2,3           |
| 9    | Output Level   | O     | 0     | 21         | 2,3           |
| 10   | Output Level Scale Factor                            | o     | o     | 20         | 2,3           |
| 11   | Equalizer Tap Coefficients (V.26)                    | 1     | 1     | 3A - 49    | 0,1, 2,3      |
| 12   | Equalizer Tap Coefficients (V.27)                    | 1     | 1 1   | 3A - 61    | 0,1, 2,3      |
| 13   | Rotated Equalizer Output (Eye Pattern)               | 1     | 1 1   | 17         | 0,1, 2,3      |
| 14   | Decision Points (Ideal)                              | 1     | 0     | 17         | 0,1, 2,3      |
| 15   | Error Vector   | 1     | 1 1   | 1D         | 0,1, 2,3      |
| 16   | Rotation Angle                                       | 1     | 1 1   | <b>0</b> C | 0,1           |
| 17   | Frequency Correction                                 | 1     | 1 1   | 18         | 2,3           |
| 18   | Eye Quality Monitor (EQM)                            | 1     | 1 1   | <b>0</b> D | 2,3           |
| 19   | RLSD Turn-on Threshold (Receiver Sensitivity - MAXG) | o     | 1 1   | 24         | 2,3           |
| 20   | RLSD Hysteresis                                      | o     | 1     | B7         | 0,1           |
| 21   | V.26 Synchronizing Sequence, Segment 1 Duration      | o     | 1 1   | 83         | 0,1           |
| 22   | V.26 Synchronizing Sequence, Segment 2 Duration      | 0     | 1     | 04         | 2,3           |
| 23   | V.26 Turn-off Sequence Duration                      | 0     | 1 1   | 10         | 2,3           |
| 24   | V.26 RLSD Off-to-On Time                             | Ö     | 1     | 03         | 2,3           |
| 25   | V.26 RLSD On-to-Off Time                             | 0     | 1     | 82         | 0,1           |
| 26   | FR1 Tone Detector Coefficients (except V.26 modes)   | o     | 1     | 25-2A      | 2,3           |
| _    | The terre personal desiration (except the person)    | o     | 1     | A5-AA      | 0,1           |
| 27   | FR2 Tone Detector Coefficients (except V.26 modes)   | 0     | 1 1   | 2B-30      | 2,3           |
| -    | THE TOTAL DOLOCION CONTINUES (EXCEPT 4.20 MICCOS)    | o     | 1     | AB-B0      | 0,1           |
| 28   | FR3 Tone Detector Coefficients (except V.26 modes)   | o     | 1     | 31-36      | 2,3           |
|      | 1110 Tone Detector Coefficients (except 4.20 modes)  | 0     | 1     | B1-B6      | 0,1           |
| 29   | FR1 Tone Detector Coefficients (V.26 modes)          | 0     | ,     | 4C-51      | 2,3           |
|      | Title Detector Coefficients (V.20 modes)             | 0     |       | CC-D1      | 0,1           |
| 30   | FR2 Tone Detector Coefficients (V.26 modes)          | 0     |       | 52-57      | 2,3           |
| 30   | The Tone Detector Coefficients (V.20 modes)          | ۱ ۵   | ,     | D2-D7      | 0,1           |
| 31   | FR3 Tone Detector Coefficients (V.26 modes)          | 0     | 1     | 58-5D      | 2,3           |
| ۱ 'د | FIG. Folie Detector Coefficients (V.26 modes)        | 0     | 1     | D8-DD      | 0,1           |
| İ    |  | 0     | ' '   | 00-00      | 0,1           |
|      |  |       |       |            |               |
|      |  |       |       |            |               |
|      | •  |       |       |            |               |
|      |  |       |       |            |               |
|      |  |       |       |            |               |
|      |  |       |       |            |               |
|      |  |       |       |            |               |

18

### V.26 bis 2400 bps Half-Duplex Modem

#### **MODEM INTERFACE CIRCUIT**

#### **CIRCUIT AND COMPONENTS**

The modem is supplied as a 68-pin PLCC device to be designed into OEM circuit boards. The recommended modem interface circuit (Figure 6) illustrates the connections and components required to connect the modem to the OEM electronics.

If the AUXI input is not used, resistors R10 and R16 can be eliminated and AUXI must be connected to AGND2.

When the cable equalizer controls CABLE1 and CABLE2 are connected to long leads that are subject to picking up noise spikes, a 3K ohm series resistor should be used on each input (CABLE1 and CABLE2) for isolation.

Resistors R7 and R17 can be used to trim the transmit level and receive threshold to the accuracy required by the OEM equipment. For a tolerance of  $\pm 1$  dBm, the 1% resistor values shown are correct for more than 99.8% of the units.

Table 12. Typical Modem Interface Parts List

| Component<br>Designation | Component<br>Value                           | Manufacturer's<br>Part Number | Suggested<br>Manufacturer |  |
|--------------------------|--|-------------------------------|---------------------------|--|
| C11, C13                 | 1000 pF ±5%, 50V                             | C124C102J5G5CA                | Kemet                     |  |
| C7, C8, C12, C14         | 0.1 μF ±20%, 50V                             | 592CX7R104M050B               | Sprague                   |  |
| C4, C6                   | 0.33 μF ±20%, 50V                            |                               |                           |  |
| C9                       | 0.01 μF ±5%, 50V                             |                               |                           |  |
| C10                      | 1.0 μF ±20%, 50V                             | SMC50T1R0M5X12                | United Chem-con           |  |
| C5                       | 10.0 μF ±10%, 25V                            | ECEBEF100                     | Panasonic                 |  |
| C2                       | 18 pF ±5%, 50V                               |                               |                           |  |
| СЗ                       | 39 pF ±5%, 50V                               |                               |                           |  |
| R4                       | $3 \Omega \pm 5\%, 1/4W$                     | 43CX3R000J                    | Mepco Electra             |  |
| R12                      | 255 Ω ±1%, 1/4W                              |                               |                           |  |
| R10, R16                 | 1 KΩ±5%, 1/4W                                | 5043CX1K00J                   | Mepco Electra             |  |
| R6                       | 3 KΩ ±5%, 1/4W                               | 5043CX3K00J                   | Mepco Electra             |  |
| R18, R19                 | 10 KΩ ±1%, 1/4W                              |                               |                           |  |
|                          | R7   | 34.8 KΩ ±1%, 1/4W             |                           |  |
| R17                      | 46.4 KΩ ±1%, 1/4W                            | CRB1/4XF46K4                  | R-Ohm                     |  |
| R11                      | 36.5 KΩ ±1%, 1/4W                            | CRB1/4XF36K5                  | R-Ohm                     |  |
| R14, R15                 | 86.6 KΩ ±1%, 1/4W                            | CML 1/10 T86.6 KΩ ±1%         | Dale Electronics          |  |
| R5                       | $2.7 \mathrm{M}\Omega \pm 5\%,1/4\mathrm{W}$ | 5043CX2M700J                  | Mepco Eletra              |  |
| CR1                      | -5.1V ± 1%, regulator                        | 1N4625D                       | Motorola                  |  |
| Y1                       | 24.00014 MHz                                 |                               |                           |  |
| Y2*                      | 24.00014 MHz                                 |                               | Toyocom                   |  |

A sine wave oscillator may alternatively be used (see Note 3 in Figure 6).





Figure 6. Recommended Modern Interface Circuit

#### **PACKAGE DIMENSIONS**



MD57C4 21

# DIGITAL COMMUNICATIONS DIVISION REGIONAL SALES OFFICES

**Headquarters** 

Digital Communications Division Rockwell International 4311 Jamboree Road Newport Beach, CA 92660-3095

(Mailing Address) P.O. Box C

Newport Beach, CA 92658-8902 Tel: (714) 833-4600 Fax: (714) 833-4078

Fax: (714) 833-4391

**USA - Southwest** 

Digital Communications Division Rockwell International 5000 Birch Street Suite 400 Newport Beach, CA 92660-3095 Tel: (714) 833-4655 Fax: (714) 833-6898

USA - Southeast

Digital Communications Division Rockwell International One Copley Parkway Suite 210 Morrisville, NC 27560 Tel: (919) 467-7703 Fax: (919) 467-6096

USA - North Central Digital Communications Division **Rockwell International** 3158 South River Road Suite 204

Des Plaines, IL 60018 Tel: (708) 297-8875 Fax: (708) 297-3230

USA - South Central

Digital Communications Division Rockwell International 2001 N. Collins Blvd. Suite 103 Richardson, TX 75080 Tel: (214) 994-4020 Fax: (214) 994-4028

USA - Mid Atlantic Digital Communications Division

Rockwell International 5001-B Greentree **Executive Campus** Route 73 Marlton, NJ 08053 Tel: (609) 596-0090 Fax: (609) 596-5681

USA - Northeast and Canada East

Digital Communications Division Rockwell International 239 Littleton Road Suite 1B Westford, MA 01886 Tel: (508) 692-7660 Fax: (508) 692-8185 TLX (MCI) 6502512464

USA - Northwest and Canada West Digital Communications Division Rockwell International 3600 Pruneridge Avenue Suite 100 Santa Clara, CA 95051

Tel: (408) 249-9696 Fax: (408) 249-6518

Digital Communications Division Rockwell International Japan Co., Ltd. Sogo Hanzomon Bidg., 8F 7, Kojimachi 1-chome, Chiyoda-ku Tokyo

Japan 102 Tel: (81-3) 3-265-8808 Fax: (81-3) 3-263-0639 TLX: J22198

Australia

Digital Communications Division Rockwell International 3 Thomas Holt Drive P.O. Box 165 North Ryde, NSW 2113 Australia Tel: (61-2) 805-5555 Fax: (61-2) 805-5599 TLX: AA30450

Hong Kong

Digital Communications Division Rockwell International 13th Floor, Suites 6-10 Harbour Centre 25 Harbour Road Wanchal Hong Kong Tel: (852) 827-0181 Fax: (852) 827-6488

Korea

Digital Communications Division Rockwell International Rm. 608 Leema Bldg. 146-1 Soosong-Dong Chongro-Ku K.P.O. Box 527 Seoul Koraa (Dept. 553) Tel: (82-2) 736-9121 Fax: (82-2) 736-9124

Digital Communications Division Rockwell International Room 2808 International Trade Building 333 Keelung Road, Section 1 Taipei Taiwan 10548, R.O.C. Tel: (886-2) 720-0282 Fax: (886-2) 757-6760 TLX: 26049 ENTTPE

Germany

Digital Communications Division Rockwell International GmbH Paul-Gerhardt-Allee 50 a 8000 München 60 West Germany Tel: (49-89) 829-1320 Fax: (49-89) 834-2734 TLX: 521-2650 rimd d

United Kingdom
Digital Communications Division Rockwell International Ltd. Central House 3, Lampton Road Hounslow, Middlesex TW3 1HY England

Tel: (44-81) 577-2800 Fax: (44-81) 570-0758

Digital Communications Division Rockwell International Tour GAN, 16 Place de l'Iris Cedex 13 92082 Paris La Defense 2 France Tel: (33-1) 49-06-39-80

Fax: (33-1) 49-06-39-90

Digital Communications Division Rockwell International Corporation Via Tortona, 33 20144 Milano

Tel: (39-2) 47790-226 Fax: (39-2) 4120-642

80033193