

# ispLSI® and pLSI® 2032

**High Density Programmable Logic** 

#### **Features**

#### • HIGH DENSITY PROGRAMMABLE LOGIC

- 1000 PLD Gates
- 32 I/O Pins, Two Dedicated Inputs
- 32 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic

#### • HIGH PERFORMANCE E2CMOS® TECHNOLOGY

- fmax = 180 MHz Maximum Operating Frequency
- tpd = 5.0 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power

#### • ispLSI OFFERS THE FOLLOWING ADDED FEATURES


- In-System Programmable (ISP™) 5-Volt Only
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity
- ispLSI DEVELOPMENT TOOLS

#### ispVHDL™ Systems

- VHDL/Verilog-HDL/Schematic Design Options
- Functional/Timing/VHDL Simulation Options ispDS™ Software
- Lattice HDL or Boolean Logic Entry
- Functional Simulator and Waveform Viewer ispDS+™ HDL Synthesis-Optimized Logic Fitter
- Supports Leading Third-Party Design Environments for Schematic Capture, Synthesis and Timing Simulation
- Static Timing Analyzer

ISP Daisy Chain Download Software

#### **Functional Block Diagram**



### **Description**


The ispLSI and pLSI 2032 are High Density Programmable Logic Devices. The devices contain 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032 features 5-Volt in-system programmability and in-system diagnostic capabilities. The ispLSI 2032 offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 2032 device, but multiplexes four input pins to control in-system programming.

The basic unit of logic on the ispLSI and pLSI 2032 devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. A7 (see Figure 1). There are a total of eight GLBs in the ispLSI and pLSI 2032 devices. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

#### **Functional Block Diagram**

Figure 1. ispLSI and pLSI 2032 Functional Block Diagram



The devices also have 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by the ORP. Each ispLSI and pLSI 2032 device contains one Megablock.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI and pLSI 2032 devices are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.



### **Absolute Maximum Ratings <sup>1</sup>**

Supply Voltage  $V_{cc}$  ......-0.5 to +7.0V Input Voltage Applied .....-2.5 to  $V_{CC}$  +1.0V Off-State Output Voltage Applied .....-2.5 to  $V_{CC}$  +1.0V Storage Temperature .....-65 to 150°C

Case Temp. with Power Applied .....-55 to 125°C

### **DC Recommended Operating Condition**

SYMBOL	PA	MIN.	MAX.	UNITS		
<b>V</b> CC	Cupply Voltage	Commercial T	$\Gamma_A = 0^{\circ}\text{C to} + 70^{\circ}\text{C}$	4.75	5.25	V
VCC	Supply Voltage	Industrial T	$\Gamma_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	4.5	5.5	V V V V
<b>V</b> IL	Input Low Voltage			0	0.8	V
VIH	Input High Voltage			2.0	V <sub>cc</sub> +1	V

Table 2 - 0005/2032

### Capacitance ( $T_A=25^{\circ}C$ , f=1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C <sub>1</sub>	Dedicated Input Capacitance	6	pf	$V_{CC} = 5.0V, V_{IN} = 2.0V$
$\mathbf{C}_{2}$	I/O Capacitance	7	pf	$V_{CC} = 5.0V, V_{I/O} = 2.0V$
C <sub>3</sub>	Clock Capacitance	10	pf	$V_{CC} = 5.0V, V_{Y} = 2.0V$

Table 2-0006/2032

### **Data Retention Specifications**

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	_	Years
ispLSI Erase/Reprogram Cycles	10000	_	Cycles
pLSI Erase/Reprogram Cycles	100	_	Cycles

Table 2-0008A-isp

Max. Junction Temp. (T<sub>J</sub>) with Power Applied ... 150°C

<sup>1.</sup> Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).




## **Switching Test Conditions**

Input Pulse Levels	GND to 3.0V			
Input Rise and Fall Time	-135, -150, -180	≤ 1.5 ns		
10% to 90%	-80, -110	≤ 3 ns		
Input Timing Reference Levels	1.5V			
Ouput Timing Reference Levels	1.5V			
Output Load	See figure 2			

3-state levels are measured 0.5V from steady-state active level.

Table 2-0003/2032

#### Figure 2. Test Load



\*CL includes Test Fixture and Probe Capacitance.

00404

#### **Output Load Conditions (see figure 2)**

	TEST CONDITION	R1	R2	CL
Α		470Ω	390Ω	35pF
В	Active High	∞	390Ω	35pF
	Active Low	470Ω	390Ω	35pF
С	Active High to Z at <b>V</b> <sub>OH</sub> -0.5V	∞	390Ω	5pF
C	Active Low to Z at <b>V</b> <sub>OL</sub> +0.5V	470Ω	390Ω	5pF

Table 2 - 0004

#### **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**

SYMBOL	PARAMETER	CONI	DITION		MIN.	TYP.3	MAX.	UNITS
<b>V</b> OL	Output Low Voltage	I <sub>OL</sub> = 8 mA	_	_	0.4	V		
<b>V</b> OH	Output High Voltage	I <sub>OH</sub> = -4 mA	2.4	1	ı	V		
<b>I</b> IL	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}(Max.)$	_	_	-10	μΑ		
<b>I</b> IH	Input or I/O High Leakage Current	$3.5 V \leq V_{IN} \leq V_{CC}$	-	ı	10	μΑ		
IL-isp	ispEN Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$	-	-	-150	μΑ		
IIL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$			_	_	-150	μΑ
los <sup>1</sup>	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$			_	_	-200	mA
• 2.4		.,	Comm.	-180, -150	-	60	ı	mA
ICC <sup>2, 4</sup>	Operating Power Supply Current	$V_{IL}$ = 0.0V, $V_{IH}$ = 3.0V $f_{TOGGLE}$ = 1 MHz	Comm.	Others	_	40	_	mA
		Indust			_	40	-	mA

Table 2-0007/2032

- One output at a time for a maximum duration of one second. V<sub>OUT</sub> = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.
- 2. Measured using two 16-bit counters.
- 3. Typical values are at  $V_{CC}$ = 5V and  $T_{\Delta}$ = 25°C.
- 4. Maximum I<sub>CC</sub> varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I<sub>CC</sub>.



## **External Timing Parameters**

#### **Over Recommended Operating Conditions**

DADAMETED	TEST <sup>4</sup>	<b>#</b> <sup>2</sup>	DECODIDATION 1	-1	80	-1	-150		-135	
PARAMETER	COND.	#	DESCRIPTION <sup>1</sup>	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
<b>t</b> pd1	Α	1	Data Prop. Delay, 4PT Bypass, ORP Bypass	_	5.0	_	5.5	_	7.5	ns
<b>t</b> pd2	Α	2	Data Prop. Delay	_	7.5	_	8.0	_	10.0	ns
<b>f</b> max	Α	3	Clk Frequency with Internal Feedback <sup>3</sup>	180	_	154	_	137	_	MHz
<b>f</b> max (Ext.)	_	4	Clk Frequency with Ext. Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	125	_	111	_	100	_	MHz
<b>f</b> max (Tog.)	_	5	Clk Frequency, Max. Toggle	200	_	167	_	167	_	MHz
<b>t</b> su1	_	6	GLB Reg Setup Time before Clk, 4 PT Bypass	3.0	_	3.0	_	4.0	_	ns
<b>t</b> co1	Α	7	GLB Reg. Clk to Output Delay, ORP Bypass	_	4.0	_	4.5	_	4.5	ns
<b>t</b> h1	_	8	GLB Reg. Hold Time after Clk, 4 PT Bypass		_	0.0	_	0.0	_	ns
<b>t</b> su2	_	9	GLB Reg. Setup Time before Clk	4.0	_	4.5	_	5.5	_	ns
<b>t</b> co2	_	10	GLB Reg. Clk to Output Delay	_	4.5	_	5.0	_	5.5	ns
<b>t</b> h2	_	11	GLB Reg. Hold Time after Clk	0.0	_	0.0	_	0.0	_	ns
<b>t</b> r1	Α	12	Ext. Reset Pin to Output Delay	_	7.0	_	8.0	_	10.0	ns
<b>t</b> rw1	_	13	Ext. Reset Pulse Duration	4.0	_	4.5	_	5.0	_	ns
<b>t</b> ptoeen	В	14	Input to Output Enable	_	10.0	_	11.0	_	12.0	ns
<b>t</b> ptoedis	С	15	Input to Output Disable	_	10.0	_	11.0	_	12.0	ns
<b>t</b> goeen	В	16	Global OE Output Enable	_	5.0	_	5.0	_	6.0	ns
<b>t</b> goedis	С	17	Global OE Output Disable		5.0	_	5.0	_	6.0	ns
<b>t</b> wh	_	18	Ext. Synchronous Clk Pulse Duration, High	2.5	_	3.0	_	3.0	_	ns
<b>t</b> wl	_	19	Ext. Synchronous Clk Pulse Duration, Low	2.5	_	3.0	_	3.0	_	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

Table 2-0030B-180/2032

- 2. Refer to Timing Model in this data sheet for further details.
- 3. Standard 16-bit counter using GRP feedback.
- 4. Reference Switching Test Conditions section.



## **External Timing Parameters**

#### **Over Recommended Operating Conditions**

DADAMETER	TEST <sup>4</sup>	<b>#</b> <sup>2</sup>	DECODIDATION 1	-1	10	-8	80	LINITO
PARAMETER	COND.	#	DESCRIPTION <sup>1</sup>	MIN.	MAX.	MIN.	MAX.	ns ns MHz MHz MHz ns ns ns ns ns ns ns ns ns
<b>t</b> pd1	Α	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	_	10.0	_	15.0	ns
<b>t</b> pd2	Α	2	Data Propagation Delay		13.0	_	18.5	ns
<b>f</b> max	Α	3	Clock Frequency with Internal Feedback <sup>3</sup>	111	_	84.0	_	MHz
<b>f</b> max (Ext.)	_	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	77.0	-	57.0	_	MHz
<b>f</b> max (Tog.)	_	5	Clock Frequency, Max. Toggle	125	_	83.0	_	MHz
<b>t</b> su1	_	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	5.5	_	7.5	_	ns
<b>t</b> co1	Α	7	GLB Reg. Clock to Output Delay, ORP Bypass		5.5	_	8.0	ns
<b>t</b> h1	_	8	GLB Reg. Hold Time after Clock, 4 PT Bypass		_	0.0	_	ns
<b>t</b> su2	_	9	GLB Reg. Setup Time before Clock	7.5	-	9.5	_	ns
<b>t</b> co2	_	10	GLB Reg. Clock to Output Delay	_	6.5	_	9.5	ns
<b>t</b> h2	_	11	GLB Reg. Hold Time after Clock	0.0	-	0.0	_	ns
<b>t</b> r1	Α	12	Ext. Reset Pin to Output Delay	_	13.5	_	19.5	ns
<b>t</b> rw1	_	13	Ext. Reset Pulse Duration	6.5	_	10.0	_	ns
<b>t</b> ptoeen	В	14	Input to Output Enable	-	14.5	_	24.0	ns
<b>t</b> ptoedis	С	15	Input to Output Disable	_	14.5	_	24.0	ns
<b>t</b> goeen	В	16	Global OE Output Enable		7.0	_	12.0	ns
<b>t</b> goedis	С	17	Global OE Output Disable		7.0	_	12.0	ns
<b>t</b> wh	_	18	External Synchronous Clock Pulse Duration, High 4		_	6.0	_	ns
<b>t</b> wl	_	19	External Synchronous Clock Pulse Duration, Low	4.0	_	6.0	_	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

Table 2-0030B-110/2032

- 2. Refer to Timing Model in this data sheet for further details.
- 3. Standard 16-bit counter using GRP feedback.
- 4. Reference Switching Test Conditions section.



### Internal Timing Parameters<sup>1</sup>

#### **Over Recommended Operating Conditions**

Inputs tio	# <sup>2</sup>	DESCRIPTION	MIN.	MAY					UNITS
tio	00			MAX.	MIN.	MAX.	MIN.	MAX.	ONITS
	00								
4	20	Input Buffer Delay	_	0.6	_	0.6	_	1.1	ns
<b>t</b> din	21	Dedicated Input Delay	_	1.1	_	1.3	_	2.4	ns
GRP									
<b>t</b> grp	22	GRP Delay	_	0.7	_	0.7	_	1.3	ns
GLB			•					•	
<b>t</b> 4ptbpc	23	4 Product Term Bypass Path Delay (Combinatorial)	_	2.3	_	2.6	_	3.6	ns
<b>t</b> 4ptbpr	24	4 Product Term Bypass Path Delay (Registered)	_	3.1	_	3.1	_	3.6	ns
<b>t</b> 1ptxor	25	1 Product Term/XOR Path Delay	_	3.6	_	4.3	_	5.0	ns
<b>t</b> 20ptxor	26	20 Product Term/XOR Path Delay	_	4.1	_	4.6	_	5.1	ns
<b>t</b> xoradj	27	XOR Adjacent Path Delay <sup>3</sup>	_	4.8	_	5.0	_	5.6	ns
<b>t</b> gbp	28	GLB Register Bypass Delay	_	0.2	_	0.0	_	0.0	ns
<b>t</b> gsu	29	GLB Register Setup Time before Clock	0.5	_	0.7	_	0.3	_	ns
<b>t</b> gh	30	GLB Register Hold Time after Clock	1.8	_	1.8	_	3.0	_	ns
<b>t</b> gco	31	GLB Register Clock to Output Delay	_	0.7	_	0.8	_	0.7	ns
<b>t</b> gro	32	GLB Register Reset to Output Delay	_	1.0	_	1.2	_	1.1	ns
<b>t</b> ptre	33	GLB Product Term Reset to Register Delay	_	2.8	_	2.9	_	4.4	ns
<b>t</b> ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	_	5.9	_	6.9	_	6.4	ns
<b>t</b> ptck	35	GLB Product Term Clock Delay	2.5	3.8	2.5	4.1	2.9	5.2	ns
ORP						•	•	•	
<b>t</b> orp	36	ORP Delay	_	0.7	_	0.8	_	1.3	ns
<b>t</b> orpbp	37	ORP Bypass Delay	_	0.2	_	0.3	_	0.3	ns
Outputs			•				•	•	
<b>t</b> ob	38	Output Buffer Delay	_	1.2	_	1.3	_	1.2	ns
<b>t</b> sl	39	Output Slew Limited Delay Adder	_	10.0	_	10.0	_	10.0	ns
<b>t</b> oen	40	I/O Cell OE to Output Enabled	_	2.8	_	2.8	_	3.2	ns
<b>t</b> odis	41	I/O Cell OE to Output Disabled	_	2.8	_	2.8	_	3.2	ns
<b>t</b> goe	42	Global Output Enable	_	2.2	_	2.2	_	2.8	ns
Clocks			•				•	•	
<b>t</b> gy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.9	1.9	2.1	2.1	2.3	2.3	ns
<b>t</b> gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	1.9	1.9	2.1	2.1	2.3	2.3	ns
Global Reset			•					•	
<b>t</b> gr	45	Global Reset to GLB	_	4.1	_	4.7	_	6.4	ns

1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0036C-180/2032

<sup>2.</sup> Refer to Timing Model in this data sheet for further details.

<sup>3.</sup> The XOR adjacent path can only be used by hard macros.



## Internal Timing Parameters<sup>1</sup>

### **Over Recommended Operating Conditions**

DADAMETER	# <sup>2</sup>	DECORIDATION	-1	10	-8	30	LINITO
PARAMETER	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs							
<b>t</b> io	20	Input Buffer Delay	_	1.7	_	2.2	ns
<b>t</b> din	21	Dedicated Input Delay	_	3.4	_	4.8	ns
GRP							
<b>t</b> grp	22	GRP Delay	_	1.7	_	2.6	ns
GLB							
<b>t</b> 4ptbpc	23	4 Product Term Bypass Path Delay (Combinatorial)	_	4.9	_	7.2	ns
<b>t</b> 4ptbpr	24	4 Product Term Bypass Path Delay (Registered)	_	4.8	_	7.2	ns
<b>t</b> 1ptxor	25	1 Product Term/XOR Path Delay	_	6.2	_	8.8	ns
<b>t</b> 20ptxor	26	20 Product Term/XOR Path Delay	_	6.8	_	9.2	ns
<b>t</b> xoradj	27	XOR Adjacent Path Delay <sup>3</sup>	_	7.5	_	10.2	ns
<b>t</b> gbp	28	GLB Register Bypass Delay	_	0.1	_	0.0	ns
<b>t</b> gsu	29	GLB Register Setup Time befor Clock	0.5	_	0.1	_	ns
<b>t</b> gh	30	GLB Register Hold Time after Clock	4.0	_	6.0	_	ns
<b>t</b> gco	31	GLB Register Clock to Output Delay	_	0.6	_	0.4	ns
<b>t</b> gro	32	GLB Register Reset to Output Delay	_	1.8	_	2.2	ns
<b>t</b> ptre	33	GLB Product Term Reset to Register Delay	_	5.9	_	8.8	ns
<b>t</b> ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	_	7.1	_	12.8	ns
<b>t</b> ptck	35	GLB Product Term Clock Delay	4.0	7.0	5.5	9.5	ns
ORP						•	
<b>t</b> orp	36	ORP Delay	_	1.5	_	2.1	ns
<b>t</b> orpbp	37	ORP Bypass Delay	_	0.5	_	0.6	ns
Outputs					•	•	
<b>t</b> ob	38	Output Buffer Delay	_	1.2	_	2.4	ns
<b>t</b> sl	39	Output Slew Limited Delay Adder	_	10.0	_	10.0	ns
<b>t</b> oen	40	I/O Cell OE to Output Enabled	_	4.0	_	6.4	ns
<b>t</b> odis	41	I/O Cell OE to Output Disabled	_	4.0	_	6.4	ns
<b>t</b> goe	42	Global Output Enable	_	3.0	_	5.6	ns
Clocks	•		'				
<b>t</b> gy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	3.2	3.2	4.6	4.6	ns
<b>t</b> gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	3.2	3.2	4.6	4.6	ns
Global Reset	•		1	•			
<b>t</b> gr	45	Global Reset to GLB	_	9.0	_	12.8	ns
		•			т_	oblo 2 003	6C-110/2032


<sup>1.</sup> Internal Timing Parameters are not tested and are for reference only.

Table 2-0036C-110/2032

<sup>2.</sup> Refer to Timing Model in this data sheet for further details.

<sup>3.</sup> The XOR adjacent path can only be used by hard macros.

#### ispLSI and pLSI 2032 Timing Model



#### Derivations of tsu, th and tco from the Product Term Clock<sup>1</sup>

```
\begin{array}{lll} \textbf{tsu} &=& \text{Logic} + \text{Reg su} - \text{Clock (min)} \\ &=& (\textbf{tio} + \textbf{tgrp} + \textbf{t}20\text{ptxor}) + (\textbf{tgsu}) - (\textbf{tio} + \textbf{tgrp} + \textbf{tptck(min)}) \\ &=& (\#20 + \#22 + \#26) + (\#29) - (\#20 + \#22 + \#35) \\ 2.1 \text{ ns} &=& (0.6 + 0.7 + 4.1) + (0.5) - (0.6 + 0.7 + 2.5) \\ \\ \textbf{th} &=& \text{Clock (max)} + \text{Reg h} - \text{Logic} \\ &=& (\textbf{tio} + \textbf{tgrp} + \textbf{tptck(max)}) + (\textbf{tgh}) - (\textbf{tio} + \textbf{tgrp} + \textbf{t}20\text{ptxor}) \\ &=& (\#20 + \#22 + \#35) + (\#30) - (\#20 + \#22 + \#26) \\ 1.5 \text{ ns} &=& (0.6 + 0.7 + 3.8) + (1.8) - (0.6 + 0.7 + 4.1) \\ \\ \textbf{tco} &=& \text{Clock (max)} + \text{Reg co} + \text{Output} \\ &=& (\textbf{tio} + \textbf{tgrp} + \textbf{tptck(max)}) + (\textbf{tgco}) + (\textbf{torp} + \textbf{tob}) \\ &=& (\#20 + \#22 + \#35) + (\#31) + (\#36 + \#38) \\ 7.7 \text{ ns} &=& (0.6 + 0.7 + 3.8) + (0.7) + (0.7 + 1.2) \\ \end{array}
```

Note: Calculations are based upon timing specifications for the ispLSI and pLSI 2032-180L


Table 2- 0042-16/2032

#### **Power Consumption**

Power Consumption in the ispLSI and pLSI 2032 device depends on two primary factors: the speed at which the device is operating and the number of Product Terms

used. Figure 3 shows the relationship between power and operating speed.

Figure 3. Typical Device Power Consumption vs fmax



Notes: Configuration of Two 16-bit Counters Typical Current at 5V, 25 $^{\circ}$  C

ICC can be estimated for the ispLSI and pLSI 2032 using the following equation:

For 2032 -150, -180:  $I_{CC}(mA) = 30 + (\# \text{ of PTs} * 0.46) + (\# \text{ of nets} * \text{Max freq} * 0.012)$  For 2032 -135, -110, -80:  $I_{CC}(mA) = 21 + (\# \text{ of PTs} * 0.30) + (\# \text{ of nets} * \text{Max freq} * 0.012)$ 

#### Where:

# of PTs = Number of Product Terms used in design

# of nets = Number of Signals used in device

Max freq = Highest Clock Frequency to the device (in MHz)

The ICC estimate is based on typical conditions ( $V_{CC} = 5.0V$ , room temperature) and an assumption of 2 GLB loads on average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the program in the device, the actual ICC should be verified.

0127A/2032



## Pin Description

NAME	44-PIN PLCC PIN NUMBERS	44-PIN TQFP PIN NUMBERS	48-PIN TQFP PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	9, 10, 11, 12, 13, 14, 15, 16, 19, 20, 21, 22, 23, 24, 25, 26, 31 32, 33, 34, 35, 36, 37, 38, 41, 42, 43, 44, 1, 2, 3, 4	9, 10, 11, 13, 14, 15, 16, 17, 20, 21, 22, 23, 25, 26, 27, 28, 33, 34, 35, 37, 38, 39, 40, 41, 44, 45, 46, 47, 1, 2, 3, 4	Input/Output Pins — These are the general purpose I/O pins used by the logic array.
GOE 0	2	40	43	Global Output Enable input pin.
Y0	11	5	5	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
RESET/Y1	35	29	31	This pin performs two functions:  - Dedicated clock input. This clock input is brought into the Clock Distribution  Network, and can optionally be routed to any GLB and/or I/O  - Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
ispEN/NC <sup>1,2</sup>	13	7	7	Input — Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK controls become active.
SDI/IN 0 <sup>2</sup>	14	8	8	Input — This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/INO also is used as one of the two control pins for the isp state machine. When ispEN is high, it functions as a dedicated input pin.
MODE/NC <sup>2</sup>	36	30	32	Input — When in ISP Mode, controls operation of ISP state machine.
SDO/IN 1 <sup>2</sup>	24	18	19	Output/Input — This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. When ispEN is high, it functions as a dedicated input pin.
SCLK/Y2 <sup>2</sup>	33	27	29	Input — This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. When ispEN is high, it functions as a dedicated clock input. This clock input is brought into the Clock Distribution Network and can be routed to any GLB and/or I/O cell on the device.
GND	1, 23	17, 39	18, 42	Ground (GND)
VCC	12, 34	6, 28	6, 30	Vcc
NC <sup>1</sup>			12, 24, 36, 48	No Connect.


<sup>1.</sup> NC pins are not to be connected to any active signals, VCC or GND.

Table 2-0002A-08isp/2032

<sup>2.</sup> Pins have dual function capability for ispLSI 2032 only.


#### **Pin Configuration**

#### ispLSI and pLSI 2032 44-Pin PLCC Pinout Diagram



- 1. NC pins are not to be conneccted to any active signals, Vcc or GND.
- Pins have dual function capability for ispLSI 2032 only (except pin 13, which is ispEN only).


#### ispLSI and pLSI 2032 44-Pin TQFP Pinout Diagram



- 1. NC pins are not to be connected to any active signal, Vcc or GND.
- Pins have dual function capability for ispLSI 2032 only (except pin 7, which is ispEN only).


#### Pin Configuration

#### ispLSI 2032 48-Pin TQFP Pinout Diagram



- 1. NC pins are not to be connected to any active signal, Vcc or GND.
- 2. Pins have dual function capability.

#### **Part Number Description**





## ispLSI and pLSI 2032 Ordering Information

#### **COMMERCIAL**

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	180	5.0	ispLSI 2032-180LJ	44-Pin PLCC
	180	5.0	ispLSI 2032-180 LT44	44-Pin TQFP
	180	5.0	ispLSI 2032-180LT48	48-Pin TQFP
	154	5.5	ispLSI 2032-150LJ	44-Pin PLCC
	154	5.5	ispLSI 2032-150LT	44-Pin TQFP
	154	5.5	ispLSI 2032-150LT44	44-Pin TQFP
	154	5.5	ispLSI 2032-150LT48	48-Pin TQFP
	137	7.5	ispLSI 2032-135LJ	44-Pin PLCC
	137	7.5	ispLSI 2032-135LT	44-Pin TQFP
ispLSI	137	7.5	ispLSI 2032-135LT44	44-Pin TQFP
	137	7.5	ispLSI 2032-135LT48	48-Pin TQFP
	111	10	ispLSI 2032-110LJ	44-Pin PLCC
	111	10	ispLSI 2032-110LT	44-Pin TQFP
	111	10	ispLSI 2032-110LT44	44-Pin TQFP
	111	10	ispLSI 2032-110LT48	48-Pin TQFP
	84	15	ispLSI 2032-80LJ	44-Pin PLCC
	84	15	ispLSI 2032-80LT	44-Pin TQFP
	84	15	ispLSI 2032-80LT44	44-Pin TQFP
	84	15	ispLSI 2032-80LT48	48-Pin TQFP
	180	5.0	pLSI 2032-180LJ	44-Pin PLCC
	154	5.5	pLSI 2032-150LJ	44-Pin PLCC
	154	5.5	pLSI 2032-150LT	44-Pin TQFP
	154	5.5	pLSI 2032-150LT44	44-Pin TQFP
	137	7.5	pLSI 2032-135LJ	44-Pin PLCC
	137	7.5	pLSI 2032-135LT	44-Pin TQFP
pLSI	137	7.5	pLSI 2032-135LT44	44-Pin TQFP
	111	10	pLSI 2032-110LJ	44-Pin PLCC
	111	10	pLSI 2032-110LT	44-Pin TQFP
	111	10	pLSI 2032-110LT44	44-Pin TQFP
	84	15	pLSI 2032-80LJ	44-Pin PLCC
	84	15	pLSI 2032-80LT	44-Pin TQFP
	84	15	pLSI 2032-80LT44	44-Pin TQFP

Table 2-0041A/2032

#### **INDUSTRIAL**

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	84	15	ispLSI 2032-80LJI	44-Pin PLCC
	84	15	ispLSI 2032-80LT44I	44-Pin TQFP
	84	15	ispLSI 2032-80LT48I	48-Pin TQFP

Table 2-0041B-08isp/2000



Copyright © 1997 Lattice Semiconductor Corporation.

E<sup>2</sup>CMOS, GAL, ispGAL, ispLSI, pDS, Silicon Forest, UltraMOS, Lattice Semiconductor, L (stylized) Lattice Semiconductor Corp., L (stylized) and Lattice (design) are registered trademarks of Lattice Semiconductor Corporation. Generic Array Logic, ISP, ispATE, ispCODE, ispDOWNLOAD, ispDS, ispDS+, ispGDS, ispGDX, ispHDL, ispJTAG, ispStarter, ispSTREAM, ispTEST, ispTURBO, ispVECTOR, ispVerilog, ispVHDL, Latch-Lock, LHDL, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION 5555 Northeast Moore Court Hillsboro, Oregon 97124 U.S.A. Tel.: (503) 681-0118 FAX: (503) 681-3037

http://www.latticesemi.com