IS27HC010 131,072 x 8 HIGH-SPEED CMOS EPROM

JULY 1997

FEATURES

- Fast read access time: 30 ns
- Pin compatible with the IS27C010
- High-speed write programming
 Typically less than 30 seconds
- Industrial and commercial temperature ranges available
- ±10% power supply tolerance
- JEDEC-approved pinout
- Standard 32-pin DIP, PLCC, and TSOP packages


DESCRIPTION

The *ISSI* IS27HC010 is an ultra-high-speed 1 megabit (128Kword by 8-bit) Ultraviolet Erasable CMOS Programmable Read-Only Memory. It utilizes the standard JEDEC pinout making it functionally compatible with the IS27C010, but with significantly faster access capability. This superior random access capability results from a focused high-speed design. This offers users bipolar speeds with higher density, lower cost, and proven reliability.

The device is ideal for use with the faster processors. Designers may take full advantage of high-speed digital signal processors and microprocessors by allowing code to be executed at full speed directly out of EPROM. Typical applications include laser printers, switching networks, graphics, workstations, high-speed modems, and digital signal processing.

The IS27HC010 uses *ISSI*'s write programming algorithm which allows the entire chip to be programmed in typically less than 30 seconds.

This product is available inOne-Time Programmable (OTP) PDIP, PLCC, and TSOP packages over commercial and industrial temperature ranges.



FUNCTIONAL BLOCK DIAGRAM

ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1997, Integrated Silicon Solution, Inc.

PIN CONFIGURATIONS 32-Pin DIP


	— — —	
VPP [1 •	32 🗋 VCC
A16 🗌	2	31 🗍 PGM (P)
A15 🗌	3	30 🗍 NC
A12 🗌	4	29 🗋 A14
A7 🗌	5	28 🗋 A13
A6 🗌	6	27 🗋 A8
A5 🗌	7	26 🛛 A9
A4 🗌	8	25 🔲 A11
A3 🗌	9	24 🔲 🗖 (G)
A2 🗌	10	23 🔲 A10
A1 [11	22 🛛 CE (E)
A0 🗌	12	21 🛛 DQ7
DQ0	13	20 🗍 DQ6
DQ1	14	19 🗋 DQ5
DQ2	15	18 🗋 DQ4
GND	16	17 🗋 DQ3

PIN DESCRIPTIONS

A0-A16	Address Inputs
CE (E)	Chip Enable Input
DQ0-DQ7	Data Inputs/Outputs
\overline{OE} (\overline{G})	Output Enable Input
PGM (P)	Program Enable Input
Vcc	Power Supply Voltage
Vpp	Program Supply Voltage
GND	Ground
NC	No Internal Connection

32-Pin PLCC

32-Pin TSOP



FUNCTIONAL DESCRIPTION

Erasing the IS27HC010

In order to clear all locations of their programmed contents, it is necessary to expose the IS27HC010 to an ultraviolet light source. A dosage of 30W - sec/cm² is required to completely erase the IS27HC010. This dosage can be obtained by exposure to an ultraviolet lamp-wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μ W/cm² for 30 to 40 minutes. The IS27HC010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the IS27HC010, and similar devices, will erase with light sources having wavelengths shorter than 4000Å. The exposure to fluorescent light and sunlight will eventually erase the IS27HC010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the IS27HC010

Upon delivery, or after each erasure, the IS27HC010 has 1,048,576 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the IS27HC010 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25V$ is applied to the VPP pin, Vcc = 6.25V, \overline{CE} and \overline{PGM} is at VIL, and \overline{OE} is at VIH. For programming, the data to be programmed is applied eight bits in parallel to the data output pins.

The write programming algorithm reduces programming time by using 100 μ s programming pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The write programming algorithm programs and verifies at Vcc = 6.25V and VPP = 12.75V. After the final address is completed, all byte are compared to the original data with Vcc = 5.25V.

Program Inhibit

Programming of multiple IS27HC010s in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel IS27HC010 may be common. A TTL low-level program pulse applied to an IS27HC010 \overline{CE} input with VPP = 12.75 ± 0.25V, \overline{PGM} LOW and \overline{OE} HIGH will program that IS27HC010. A high-level \overline{CE} input inhibits the other IS27HC010 from being programmed.



Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} at VIL, \overline{PGM} at VIH, and VPP between 12.5V and 13.0V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the IS27HC010.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A9 of the IS27HC010. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the IS27HC010, these two identifier bytes are given in the Mode Select table. All identifiers manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The IS27HC010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Output Enable (\overline{OE}) is the output control and should be used to get data to the output pins, independent of device selection. Data is available at the outputs toe after the falling edge of \overline{OE} assuming that \overline{CE} has been LOW and addresses have been stable for at least tACC – toe.

Standby Mode

The IS27HC010 has a standby mode which reduces the maximum Vcc active current. It is placed in standby mode when \overline{CE} is at VIH. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The IS27HC010 is specified with 50% of the address lines toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device at a minimum, a 0.1 μ F ceramic capacitor (high-frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

TRUTH TABLE^(1,2)

Mode		CE	ŌĒ	PGM	A0	A9	Vpp	Outputs
Read		VIL	VIL	Х	Х	Х	Vcc	Dout
Output Disable		VIL	Vін	Х	Х	Х	Vcc	Hi-Z
Standby		Vін	Х	Х	Х	Х	Vcc	Hi-Z
Program		VIL	Vін	VIL	Х	Х	Vpp	Din
Program Verify		VIL	VIL	Vін	Х	Х	Vpp	Dout
Program Inhibit		Vін	Х	Х	Х	Х	Vpp	Hi-Z
Auto Select ^(3,5)	Manufacturer Code	VIL	VIL	Х	VIL	Vн	Vcc	D5H
	Device Code	VIL	VIL	Х	Vін	Vн	Vcc	0EH

Notes:

1. VH = $12.0V \pm 0.5V$.


2. $X = Either V_{IH} \text{ or } V_{IL}$.

3. A1-A8 = A10-A16 = VIL.

4. See DC Programming Characteristics for VPP voltage during programming.

5. The IS27HC010 can use the same write algorithm during program as other IS27C010 or IS27010 devices.

LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND		
	All pins except A9 and VPP	-0.6 to Vcc + 0.5 ⁽²⁾	V
	VPP	Vcc - 0.3 to 13.5 ^(2,3)	V
	A9	-0.6 to 13.5 ^(2,3)	V
	Vcc	-0.6 to 7.0 ⁽²⁾	V
Та	Ambient Temperature with Power Applied	-65 to +125	°C
Tstg	Storage Temperature (OTP)	-65 to +125	°C
Tstg	Storage Temperature (All others)	-65 to +150	°C

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.

3. Maximum DC voltage on A9 or VPP may overshoot to +13.5V for periods less than 10 ns.

OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	$5V \pm 10\%$
Industrial ⁽¹⁾	–40°C to +85°C	$5V \pm 10\%$

Note:

1. Operating ranges define those limits between which the functionally of the device is guaranteed.

DC ELECTRICAL CHARACTERISTICS^(1,2,3) (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., Iон = -4 mA	2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., Io∟ = 12 mA	_	0.45	V
Viн	Input HIGH Voltage ⁽⁴⁾		2.0	Vcc + 0.5	V
VIL	Input LOW Voltage ⁽⁴⁾		-0.3	0.8	V
Li	Input Load Current	$V_{IN} = 0V \text{ to } +V_{CC}$	_	5.0	μA
Ilo	Output Leakage Current	Vout = 0V to +Vcc		10	μA

Notes:

1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP. Never try to force VPP LOW to 1V below Vcc. Manufacturer suggests to tie VPP and Vcc together during the READ operation.

2. Caution: the IS27HC010 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.

3. Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 10 ns.

Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.

4. Tested under static DC conditions.

POWER SUPPLY CHARACTERISTICS^(1,2,5) (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lcc1	Vcc Operating Supply Current ⁽³⁾	$Vcc = Max., \overline{CE} = VIL$ Commercial $Iout = 0 mA, f = 10 MHz$ Industrial(Open outputs) $Industrial$	_	75 90	mA
IPP1	VPP Current During Read ⁽⁴⁾	Vcc = Max., $\overline{CE} = \overline{OE} = VIL$ VPP = Vcc	_	1.0	μA
ICCSB0	Vcc CMOS Standby Current	$\label{eq:cellson} \begin{array}{l} \overline{CE} \geq Vcc - 0.3V \\ \mbox{All pins} \geq Vcc - 0.3V \mbox{ or } \leq 0.3V \mbox{ toggling} \\ \mbox{f} \leq 10 \mbox{ MHz} \end{array}$	—	20	mA
ICCSB1	Vcc TTL Standby Current	\overline{CE} ≥ VIH All pins = VIH or VIL (TTL Level) toggling f ≤ 10 MHz	_	35	mA

Notes:

1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP. Never try to force VPP LOW to 1V below Vcc. Manufacturer suggests to tie VPP and Vcc together during the READ operation.

2. Caution: the IS27HC010 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.

3. Icc1 is tested with $\overline{OE} = V_{H}$ to simulate open outputs.

4. Maximum active power usage is the sum of Icc and IPP.

5. Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.

CAPACITANCE^(1,2,3)

					PLCC/TSOP			
Symbol	Parameter	Conditions	Тур.	Max.	Тур.	Max.	Unit	
CIN1	Address Input Capacitance	$V_{IN} = 0V$	6	10	6	9	pF	
CIN2	OE Input Capacitance	$V_{IN} = 0V$	10	10	7	9	pF	
CIN3	CE Input Capacitance	$V_{IN} = 0V$	10	10	7	9	pF	
Соит	Output Capacitance	Vout = 0V	8	12	6	9	pF	


Notes:

1. Typical values are for nominal supply voltage.


2. This parameter is only sampled, but not 100% tested.

3. Test conditions: TA = 25°C, f = 1 MHz.

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM



Notes:

AC Testing:

1. Inputs are driven at 3.0V for a logic "1" and 0V for a logic "0".

2. Input pulse rise and fall skew rate \geq 1.5V/ns.

SWITCHING CHARACTERISTICS^(1,3,4) (Over Operating Range)

JEDEC	Std.			-;	30	-4	15	-7	70	
Symbol	Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t avqa	tacc	Address to Output Delay	$\overline{CE} = \overline{OE} = VIL$ $CL = CL1$	_	30	_	45	_	70	ns
t elqv	tce	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$ $C_L = C_{L1}$	_	30	_	45	_	70	ns
t glqv	toe	Output Enable to Output Delay	$\overline{CE} = V_{IL}$ $C_L = C_L 1$	_	10	_	20	_	35	ns
tеноz, tgнqz	tdf ⁽²⁾	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float	CL = CL2	0	10	0	20	0	35	ns
tavox	tон	Output Hold from Address, CE or OE whichever occured first		0	_	0	_	0	_	ns

Notes:

1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

2. This parameter is only sampled, not 100% tested.


3. Caution: The IS27HC010 must not be removed from (or inserted into) a socket or board when VPP or Vcc applied.

4. Output Load: 1 TTL gate and $C = C_{L}$.

Input Rise and Fall times: 2 ns.

Input Pulse Levels: 0 to 3V.

Timing Measurement Reference Level: 1.5V for inputs and outputs.



SWITCHING WAVEFORMS

Notes:

1. \overline{OE} may be delayed up to tACC – to E after the falling edge of \overline{CE} without impact on tACC. 2. to F is specified from \overline{OE} or \overline{CE} , whichever occurs first.

DC PROGRAMMING CHARACTERISTICS^(1,2,3,4) (T_A = $+25^{\circ}C \pm 5^{\circ}C$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage During Verify	Іон = -400 μА	2.4	_	V
Vol	Output LOW Voltage During Verify	lo∟ = 2.1 mA	—	0.45	V
Vih	Input HIGH Voltage		2.0	Vcc + 0.5	V
VIL	Input LOW Voltage (All Inputs)		-0.3	0.8	V
Vн	A9 Auto Select Voltage		11.5	12.5	V
L	Input Current (All Inputs)	VIN = VIL or VIH	_	10.0	μΑ
lcc	Vcc Supply Current (Program & Verify)		_	50	mA
PP	VPP Supply Current	$\overline{CE} = VIL, \overline{OE} = VIH$	_	30	mA
Vcc	Supply Voltage		6.0	6.5	V
Vpp	Programming Voltage		12.5	13.0	V

SWITCH PROGRAMMING CHARACTERISTICS^(1,2,3,4) ($T_A = +25^{\circ}C \pm 5^{\circ}C$)

JEDEC Symbol	Std. Symbol	Parameter	Min.	Max.	Unit
	tAS	Address Setup Time	2	_	μs
t DZGL	toes	OE Setup Time	2	_	μs
t dvel	tos	Data Setup Time	2	_	μs
t GHAX	tан	Address Hold Time	0	_	μs
t ehdx	tон	Data Hold Time	2	_	μs
tgнqz	t dfp	OE HIGH to Output Float Delay	0	130	ns
tvps	tvps	VPP Setup Time	2		μs
teleh1	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
t elpl	tces	CE Setup Time	2		μs
t glqv	toe	Data Valid from \overline{OE}		150	ns

Notes:


1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

2. VPP must be \geq Vcc during the entire programming and verifying procedure.

3. When programming IS27HC010, a 0.1 µF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.

4. Programming characteristics are sampled but not 100% tested at worst-case conditions.


PROGRAMMING ALGORITHM WAVEFORM^(1,2)



Notes:

- 1. The timing reference level is 1.5V for inputs and outputs.
- 2. toE and tDFP are characteristics of the device but must be accommodated by the programmer.

PROGRAMMING FLOW CHART



ORDERING INFORMATION

Speed (ns)	Order Part Number	Package
30	IS27HC010-30W IS27HC010-30PL IS27HC010-30T	600-mil Plastic DIP PLCC – Plastic Leaded Chip Carrier TSOP
45	IS27HC010-45W IS27HC010-45PL IS27HC010-45T	600-mil Plastic DIP PLCC – Plastic Leaded Chip Carrier TSOP
70	IS27HC010-70W IS27HC010-70PL IS27HC010-70T	600-mil Plastic DIP PLCC – Plastic Leaded Chip Carrier TSOP

ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package
30	IS27HC010-30PLI IS27HC010-30TI	PLCC – Plastic Leaded Chip Carrier TSOP
45	IS27HC010-45PLI IS27HC010-45TI	PLCC – Plastic Leaded Chip Carrier TSOP
70	IS27HC010-70PLI IS27HC010-70TI	PLCC – Plastic Leaded Chip Carrier TSOP



Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Fax: (408) 588-0806 Toll Free: 1-800-379-4774 http://www.issiusa.com