

# **Intel386™ EX Embedded Microprocessor**

### **Datasheet**

### **Product Features**

- Static Intel386<sup>TM</sup> CPU Core —Low Power Consumption
	- —Operating Power Supply EXTB: 2.7 V to 3.6 V
	- EXTC: 4.5 V to 5.5 V —Operating Frequency 20 MHz EXTB at 2.7 V to 3.6 V 25 MHz EXTB at 3.0 V to 3.6 V; 25/33 MHz EXTC at 4.5 V to 5.5 V
- Transparent Power-management System Architecture
	- —Intel System Management Mode Architecture Extension for Truly Compatible Systems
	- —Power Management Transparent to Operating Systems and Application Programs
	- —Programmable Power-management Modes
- Powerdown Mode
	- —Clock Stopping at Any Time
	- —Only 10–20 µA Typical CPU Sink Current
- Full 32-bit Internal Architecture —8-, 16-, 32-bit Data Types —8 General Purpose 32-bit Registers
- Runs Intel386 Architecture Software in a Cost-effective 16-bit Hardware Environment
	- —Runs Same Applications and Operating Systems as the Intel386 SX and Intel386 DX Processors
	- —Object Code Compatible with 8086, 80186, 80286, and Intel386 Processors
- High-performance 16-bit Data Bus —Two-clock Bus Cycles
	- —Address Pipelining Allows Use of Slower, Inexpensive Memories
- Extended Temperature Range
- Integrated Memory Management Unit —Virtual Memory Support
	- —Optional On-chip Paging
	- —4 Levels of Hardware-enforced Protection
	- —MMU Fully Compatible with MMUs of the 80286 and Intel386 DX Processors
- Virtual 8086 Mode Allows Execution of 8086 Software in a Protected and Paged System
- Large Uniform Address Space —64 Megabyte Physical —64 Terabyte Virtual
	- —4 Gigabyte Maximum Segment Size
- On-chip Debugging Support Including Breakpoint Registers
- Complete System Development Support
- High Speed CHMOS Technology
- Two Package Types —132-pin Plastic Quad Flatpack —144-pin Thin Quad Flatpack
- Integrated Peripheral Functions —Clock and Power Management Unit
	- —Chip-select Unit
	- —Interrupt Control Unit
	- —Timer/Counter Unit
	- —Watchdog Timer Unit
	- —Asynchronous Serial I/O Unit
	- —Synchronous Serial I/O Unit
	- —Parallel I/O Unit
	- —DMA and Bus Arbiter Unit
	- —Refresh Control Unit
	- —JTAG-compliant Test-logic Unit

This datasheet applies to devices marked EXTB and EXTC. If you require information about devices marked EXSA or EXTA, refer to a previous revision of this datasheet, order number 272420-004.

> Order Number: 272420-007 October 1998

# int<sub>e</sub>l.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel386™ EX Microprocessor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800- 548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright © Intel Corporation, 1998

\*Third-party brands and names are the property of their respective owners.

# **Contents**



# **Figures**



# intel.



# **Tables**



# intel

# **Revision History**

This datasheet applies to devices marked EXTB and EXTC. If you require information about devices marked EXSA or EXTA, refer to a previous revision of this datasheet, order number 272420-004.



# <span id="page-6-0"></span>**intel**

# **1.0 Introduction**

The Intel386™ EXTB embedded processor operates at 20 or 25 MHz at 3 Volts nominal. The Intel386 EXTC embedded processor operates at 25 or 33 MHz at 5 Volts. In this datasheet, "Intel386 EX processor" refers to both the Intel386 EXTB and EXTC processors.

The Intel386 EX embedded processor is a highly integrated, 32-bit, fully static processor optimized for embedded control applications. With a 16-bit external data bus, a 26-bit external address bus, and Intel's System Management Mode (SMM), the Intel386 EX microprocessor brings the vast software library of Intel386 architecture to embedded systems. It provides the performance benefits of 32-bit programming with the cost savings associated with 16-bit hardware systems.

#### **Figure 1. Intel386™ EX Embedded Processor Block Diagram**





### <span id="page-7-0"></span>**2.0 Pin Assignment**



**Figure 2. Intel386™ EX Embedded Processor 132-Pin PQFP Pin Assignment**

# <span id="page-8-0"></span>intel.

#### **Table 1. 132-Pin PQFP Pin Assignment**





<span id="page-9-0"></span>**Figure 3. Intel386™ EX Embedded Processor 144-Pin TQFP Pin Assignment**

# <span id="page-10-0"></span>intel.

#### **Table 2. 144-Pin TQFP Pin Assignment**



### <span id="page-11-0"></span>**3.0 Pin Description**

[Table 4](#page-12-0) lists the Intel386 EX embedded processor pin descriptions. Table 3 defines the abbreviations used in the Type and Output States columns [of Table](#page-12-0) 4.

**Table 3. Pin Type and Output State Nomenclature**

Symbol	<b>Description</b>
<b>Pin Type</b>	
# O 1/O I/OD <b>ST</b> P G	The named signal is active low. Standard TTL input signal. Standard CMOS output signal. Input and output signal. Input and open-drain output signal. Schmitt-triggered input signal. Power pin. Ground pin.
<b>Output State</b>	
H(1)	Output driven to V <sub>CC</sub> during Bus Hold
H(0)	Output driven to V <sub>SS</sub> during Bus Hold
H(Z)	Output floats during Bus Hold
H(Q)	Output remains active during Bus Hold
H(X)	Output retains current state during Bus Hold
R(WH)	Output Weakly Held at V <sub>CC</sub> during Reset
R(WL)	Output Weakly Held at V <sub>SS</sub> during Reset
R(1)	Output driven to V <sub>CC</sub> during Reset
R(0)	Output driven to $V_{SS}$ during Reset
R(Z)	Output floats during Reset
R(Q)	Output remains active during Reset
R(X)	Output retains current state during Reset
$I(1)^{\dagger}$	Output driven to V <sub>CC</sub> during Idle Mode
I(0)	Output driven to V <sub>SS</sub> during Idle Mode
I(Z)	Output floats during Idle Mode
I(Q)	Output remains active during Idle Mode
I(X)	Output retains current state during Idle Mode
P(1)	Output driven to V <sub>CC</sub> during Powerdown Mode
P(0)	Output driven to V <sub>SS</sub> during Powerdown Mode
P(Z)	Output floats during Powerdown Mode
P(Q)	Output remains active during Powerdown Mode
P(X)	Output retains current state during Powerdown Mode

† The idle mode output states assume that no internal bus master (DMA or RCU) has control of the bus during idle mode

# <span id="page-12-0"></span>intel.



#### **Table 4. Intel386™ EX Microprocessor Pin Descriptions (Sheet 1 of 6)**

**NOTES:**

1. X if clock source is internal; Q if clock source is external



#### **Table 4. Intel386™ EX Microprocessor Pin Descriptions (Sheet 2 of 6)**

**NOTES:**

1. X if clock source is internal; Q if clock source is external

INT7 with TMRGATE1, INT6 with TMRCLK1, INT5 with TMRGATE0, INT4 with TMRCLK0, and INT3:0 with P3.5:2. INT9, INT8, and INT3:0 have temporary weak pull-down

chip-select unit provides the READY# signal.

and execute an interrupt acknowledge cycle.

LOCK# is multiplexed with P1.5.

**Local Bus Access** is asserted whenever the processor provides the READY# signal to terminate a bus transaction. This occurs when an internal peripheral address is accessed or when the

**Bus Lock** prevents other bus masters from gaining control of the

**Memory/IO** Indicates whether the current bus cycle is a memory cycle or an I/O cycle. When M/IO# is HIGH, the bus cycle is a memory cycle; when M/IO# is LOW, the bus cycle is an I/O cycle.

**Nonmaskable Interrupt Request** is a non-maskable input that causes the CPU to suspend execution of the current program

**Processor Extension Request** indicates that the math coprocessor has data to transfer to the processor. PEREQ is multiplexed with TMRCLK2 and has a temporary weak pull-down





resistors.

system bus.

NA# I **Next Address** requests address pipelining.

resistor.

#### **Table 4. Intel386™ EX Microprocessor Pin Descriptions (Sheet 3 of 6)**

 $H(1)$  $R(1)$  $I(Q)$  $P(X)$ 

 $H(Z)$ R(WH)  $I(X)$  $P(X)$ 

> $H(Z)$  $R(0)$  $I(1)$  $P(1)$

 $IRA#$  O

LOCK# O

M/IO# O

NMI ST

PEREQ | I

P1.5:0 | I/O  $H(X)$ R(WH)  $I(X)$  $\overrightarrow{P(X)}$ **Port 1, Pins 7:0** are multipurpose bidirectional port pins. They are multiplexed as follows: P1.7 with HLDA, P1.6 with HOLD, P1.5 with LOCK#, P1.4 with RI0#, P1.3 with DSR0#, P1.2 with DTR0#, P1.1 with RTS0#, and P1.0 with DCD0#. P1.7:6 I/O  $H(X)$ R(WL)  $I(X)$  $\vec{P(X)}$ **Port 1, Pins 7:0** are multipurpose bidirectional port pins. They are multiplexed as follows: P1.7 with HLDA, P1.6 with HOLD, P1.5 with LOCK#, P1.4 with RI0#, P1.3 with DSR0#, P1.2 with DTR0#, P1.1 with RTS0#, and P1.0 with DCD0#. P2.7,4:0 I/O  $H(X)$ R(WH)  $I(X)$  $\overrightarrow{P(X)}$ **Port 2, Pins 7:0** are multipurpose bidirectional port pins. They are multiplexed as follows: P2.7 with CTS0#, P2.6 with TXD0, P2.5 with RXD0, and P2.4:0 with CS4:0#. P2.6:5 I/O  $H(X)$ R(WL)  $I(X)$  $\overline{P(X)}$ **Port 2, Pins 7:0** are multipurpose bidirectional port pins. They are multiplexed as follows: P2.7 with CTS0#, P2.6 with TXD0, P2.5 with RXD0, and P2.4:0 with CS4:0#. P3.7:0 | I/O  $H(X)$ R(WL)  $I(X)$  $P(X)$ **Port 3, Pins 7:0** are multipurpose bidirectional port pins. They are multiplexed as follows: P3.7 with COMCLK, P3.6 with PWRDOWN, P3.5:2 with INT3:0, and P3.1:0 with TMROUT1:0 and INT8:9.

**NOTES:**

1. X if clock source is internal; Q if clock source is external





#### **Table 4. Intel386™ EX Microprocessor Pin Descriptions (Sheet 4 of 6)**

**NOTES:**

1. X if clock source is internal; Q if clock source is external





#### **Table 4. Intel386™ EX Microprocessor Pin Descriptions (Sheet 5 of 6)**

**NOTES:**

1. X if clock source is internal; Q if clock source is external



#### **Table 4. Intel386™ EX Microprocessor Pin Descriptions (Sheet 6 of 6)**

**NOTES:**

1. X if clock source is internal; Q if clock source is external

### <span id="page-18-0"></span>**4.0 Functional Description**

The Intel386 EX microprocessor is a fully static, 32-bit processor optimized for embedded applications. It features low power and low voltage capabilities, integration of many commonly used DOS-type peripherals, and a 32-bit programming architecture compatible with the large software base of Intel386 processors. The following sections provide an overview of the integrated peripherals.

### **4.1 Clock Generation and Power Management Unit**

The clock generation circuit includes a divide-by-two counter, a programmable divider for generating a prescaled clock (PSCLK), a divide-by-two counter for generating baud-rate clock inputs, and Reset circuitry. The CLK2 input provides the fundamental timing for the chip. It is divided by two internally to generate a 50% duty cycle Phase1 (PH1) and Phase 2 (PH2) for the core and integrated peripherals. For power management, separate clocks are routed to the core (PH1C/PH2C) and the peripheral modules (PH1P/PH2P). To help synchronize with external devices, the PH1P clock is provided on the CLKOUT output pin.

Two Power Management modes are provided for flexible power-saving options. During Idle mode, the clocks to the CPU core are frozen in a known state (PH1C low and PH2C high), while the clocks to the peripherals continue to toggle. In Powerdown mode, the clocks to both core and peripherals are frozen in a known state (PH1C low and PH2C high). The Bus Interface Unit will not honor any DMA, DRAM refresh, or HOLD requests in Powerdown mode because the clocks to the entire device are frozen.

### **4.2 Chip-select Unit**

The Chip-Select Unit (CSU) decodes bus cycle address and status information and enables the appropriate chip-selects. The individual chip-selects become valid in the same bus state as the address and become inactive when either a new address is selected or the current bus cycle is complete.

The CSU is divided into eight separate chip-select regions, each of which can enable one of the eight chip-select pins. Each chip-select region can be mapped into memory or I/O space. A memory-mapped chip-select region can start on any  $2^{(n+1)}$  Kbyte address location (where  $n = 0$ –15, depending upon the mask register). An I/O-mapped chip-select region can start on any  $2^{(n+1)}$  byte address location (where  $n = 0-15$ , depending upon the mask register). The size of the region is also dependent upon the mask used.

### **4.3 Interrupt Control Unit**

The Intel386 EX processor's Interrupt Control Unit (ICU) contains two 8259A modules connected in a cascade mode. These modules are similar to the industry-standard 8259A architecture.

The Interrupt Control Unit directly supports up to ten external (INT9:0) and up to eight internal interrupt request signals. Pending interrupt requests are posted in the Interrupt Request Registers, which contain one bit for each interrupt request signal. When an interrupt request is asserted, the corresponding Interrupt Request Register bit is set. The 8259A modules can be programmed to



<span id="page-19-0"></span>recognize either an active-high level or a positive transition on the interrupt request lines. An internal Priority Resolver decides which pending interrupt request (if more than one exists) is the highest priority, based on the programmed operating mode. The Priority Resolver controls the single interrupt request line to the CPU. The Priority Resolver's default priority scheme places the master interrupt controller's IR0 as the highest priority and the master's IR7 as the lowest. The priority can be modified through software.

Besides the ten interrupt request inputs available to the Intel386 EX microprocessor, additional interrupts can be supported by cascaded external 8259A modules. Up to four external 8259A units can be cascaded to the master through connections to the INT3:0 pins. In this configuration, the interrupt acknowledge (INTA#) signal can be decoded externally using the ADS#, D/C#, W/R#, and M/IO# signals.

### **4.4 Timer/Counter Unit**

The Timer/Counter Unit (TCU) on the Intel386 EX microprocessor has the same basic functionality as the industry-standard 82C54 counter/timer. The TCU provides three independent 16-bit counters, each capable of handling clock inputs up to 8 MHz. This maximum frequency must be considered when programming the input clocks for the counters. Six programmable timer modes allow the counters to be used as event counters, elapsed-time indicators, programmable oneshots, and in many other applications. All modes are software programmable.

### **4.5 Watchdog Timer Unit**

The Watchdog Timer (WDT) unit consists of a 32-bit down-counter that decrements every PH1P cycle, allowing up to 4.3 billion count intervals. The WDTOUT pin is driven high for sixteen CLK2 cycles when the down-counter reaches zero (the WDT times out). The WDTOUT signal can be used to reset the chip, to request an interrupt, or to indicate to the user that a ready-hang situation has occurred. The down-counter can also be updated with a user-defined 32-bit reload value under certain conditions. Alternatively, the WDT unit can be used as a bus monitor or as a general-purpose timer.

### **4.6 Asynchronous Serial I/O Unit**

The Intel386 EX microprocessor's asynchronous Serial I/O (SIO) unit is a Universal Asynchronous Receiver/ Transmitter (UART). Functionally, it is equivalent to the National Semiconductor NS16450 and INS8250. The Intel386 EX embedded processor contains two fullduplex, asynchronous serial channels.

The SIO unit converts serial data characters received from a peripheral device or modem to parallel data and converts parallel data characters received from the CPU to serial data. The CPU can read the status of the serial port at any time during its operation. The status information includes the type and condition of the transfer operations being performed and any errors (parity, framing, overrun, or break interrupt).

<span id="page-20-0"></span>Each asynchronous serial channel includes full modem control support (CTS#, RTS#, DSR#, DTR#, RI#, and DCD#) and is completely programmable. The programmable options include character length  $(5, 6, 7,$  or 8 bits), stop bits  $(1, 1.5,$  or 2), and parity (even, odd, forced, or none). In addition, it contains a programmable baud-rate generator capable of clock rates from 0 to 512 Kbaud.

### **4.7 Synchronous Serial I/O Unit**

The Synchronous Serial I/O (SSIO) unit provides for simultaneous, bidirectional communications. It consists of a transmit channel, a receive channel, and a dedicated baud-rate generator. The transmit and receive channels can be operated independently (with different clocks) to provide non-lockstep, full-duplex communications; either channel can originate the clocking signal (Master Mode) or receive an externally generated clocking signal (Slave Mode).

The SSIO provides numerous features for ease and flexibility of operation. With a maximum clock input of CLK2/4 to the baud-rate generator, the SSIO can deliver a baud rate of up to 8.25 Mbits per second with a processor clock of 33 MHz. Each channel is double buffered. The two channels share the baud-rate generator and a multiply-by-two transmit and receive clock. The SSIO supports 16-bit serial communications with independently enabled transmit and receive functions and gated interrupt outputs to the interrupt controller.

### **4.8 Parallel I/O Unit**

The Intel386 EX microprocessor has three 8-bit, general-purpose I/O ports. All port pins are bidirectional, with TTL-level inputs and CMOS-level outputs. All pins have both a standard operating mode and a peripheral mode (a multiplexed function), and all have similar sets of control registers located in I/O address space.

### **4.9 DMA and Bus Arbiter Unit**

The Intel386 EX microprocessor's DMA controller is a two-channel DMA; each channel operates independently of the other. Within the operation of the individual channels, several different data transfer modes are available. These modes can be combined in various configurations to provide a very versatile DMA controller. Its feature set has enhancements beyond the 8237 DMA family; however, it can be configured such that it can be used in an 8237-like mode. Each channel can transfer data between any combination of memory and I/O with any combination (8 or 16 bits) of data path widths. An internal temporary register that can disassemble or assemble data to or from either an aligned or a nonaligned destination or source optimizes bus bandwidth.

The bus arbiter, a part of the DMA controller, works much like the priority resolving circuitry of a DMA. It receives service requests from the two DMA channels, the external bus master, and the DRAM Refresh Control Unit. The bus arbiter requests bus ownership from the core and resolves priority issues among all active requests when bus mastership is granted.

Each DMA channel consists of three major components: the Requestor, the Target, and the Byte Count. These components are identified by the contents of programmable registers that define the memory or I/O device being serviced by the DMA. The Requestor is the device that requires and requests service from the DMA controller. Only the Requestor is considered capable of initializing



<span id="page-21-0"></span>or terminating a DMA process. The Target is the device with which the Requestor wishes to communicate. The DMA process considers the Target a slave that is incapable of controlling the process. The Byte Count dictates the amount of data that must be transferred.

### **4.10 Refresh Control Unit**

The Refresh Control Unit (RCU) simplifies dynamic memory controller design with its integrated address and clock counters. Integrating the RCU into the processor allows an external DRAM controller to use chip-selects, wait state logic, and status lines.

The Refresh Control Unit:

- Provides a programmable-interval timer
- Provides the bus arbitration logic to gain control of the bus to run refresh cycles
- Contains the logic to generate row addresses to refresh DRAM rows individually
- Contains the logic to signal the start of a refresh cycle

The RCU contains a 13-bit address counter that forms the refresh address, supporting DRAMs with up to 13 rows of memory cells (13 refresh address bits). This includes all practical DRAM sizes for the Intel386 EX microprocessor's 64 Mbyte address space.

### **4.11 JTAG Test-logic Unit**

The JTAG Test-logic Unit provides access to the device pins and to a number of other testable areas on the device. It is fully compliant with the IEEE 1149.1 standard and thus interfaces with five dedicated pins: TRST#, TCK, TMS, TDI, and TDO. It contains the Test Access Port (TAP) finitestate machine, a 4-bit instruction register, a 32-bit identification register, and a single-bit bypass register. The test-logic unit also contains the necessary logic to generate clock and control signals for the Boundary Scan chain.

Since the test-logic unit has its own clock and reset signals, it can operate autonomously. While the rest of the microprocessor is in Reset or Powerdown, the JTAG unit can read or write various register chains.

# <span id="page-22-0"></span>**inta**

# **5.0 Design Considerations**

This section describes the Intel386 EX microprocessor's instruction set and its component and revision identifiers.

### **5.1 Instruction Set**

The Intel386 EX microprocessor uses the same instruction set as the Intel386 SX microprocessor with the following exceptions.

The Intel386 EX microprocessor has one new instruction (RSM). This Resume instruction causes the processor to exit System Management Mode (SMM). RSM requires 338 clocks per instruction (CPI).

The Intel386 EX microprocessor requires more clock cycles than the Intel386 SX microprocessor to execute some instructions. Table 5 lists these instructions and the Intel386 EX microprocessor clock count. For the equivalent Intel386 SX microprocessor clock count, refer to the "Instruction Set Clock Count Summary" table in the *Intel386™ SX Microprocessor* datasheet (order number 240187).



#### **Table 5. Microprocessor Clocks Per Instruction**

**NOTES:**

1. For IN, OUT, INS, OUTS, REP INS, and REP OUTS instructions, add one clock count for each wait state generated by the peripheral being accessed (the values in the table are for zero wait state).

2. The clock count values in this column apply if I/O permission allows I/O to the port in virtual 8086 mode. If the I/O bit map denies permission, exception fault 13 occurs; see clock counts for the INT 3 instruction in the "Instruction Set Clock Count Summary" table in the Intel386™ SX Microprocessor datasheet (order number 240187).

3. When two clock counts are listed, the smaller value refers to the case where CPL ≤ IOPL and the larger value refers to the case where CPL>IOPL. CPL is the current privilege level, and IOPL is the I/O privilege level.

4.  $n =$  the number of times repeated.



#### <span id="page-23-0"></span>**5.2 Component and Revision Identifiers**

To assist users, the microprocessor holds a component identifier and revision identifier in its DX register after reset. The upper 8 bits of DX hold the component identifier, 23H. (The lower nibble, 3H, identifies the Intel386 architecture, while the upper nibble, 2H, identifies the second member of the Intel386 microprocessor family.)

The lower 8 bits of DX hold the revision level identifier. The revision identifier will, in general, chronologically track those component steppings that are intended to have certain improvements or distinction from previous steppings. The revision identifier will track that of the Intel386 CPU whenever possible. However, the revision identifier value is not guaranteed to change with every stepping revision or to follow a completely uniform numerical sequence, depending on the type or intent of the revision or the manufacturing materials required to be changed. Intel has sole discretion over these characteristics of the component. The initial revision identifier for the Intel386 EX microprocessor is 09H.

### **5.3 Package Thermal Specifications**

The Intel386 EX microprocessor is specified for operation with a minimum case temperature  $(T_{CASE(MIN)})$  of -40° C and a maximum case temperature  $(T_{CASE(MAX)})$  dependent on power dissipation (see Figures [4](#page-24-0) throug[h 7](#page-25-0)). The case temperature can be measured in any environment to determine whether the microprocessor is within the specified operating range. The case temperature should be measured at the center of the top surface opposite the pins.

An increase in the ambient temperature  $(T_A)$  causes a proportional increase in the case temperature  $(T<sub>CASE</sub>)$  and the junction temperature  $(T<sub>J</sub>)$ , which is the junction temperature on the die itself. A packaged device produces thermal resistance between junction and case temperatures ( $\theta_{\text{JC}}$ ) and between junction and ambient temperatures  $(\theta_{JA})$ . The relationships between the temperature and thermal resistance parameters are expressed by these equations:

 $T_I = T_{CAGE} + P \times \theta_{IC}$  $T_A = T_J - P \times \theta_{JA}$  $T_{CASE} = T_A + P \times [\theta_{JA} - \theta_{JC}]$ P = power dissipated as heat =  $V_{CC} \times I_{CC}$ 

A safe operating temperature can be calculated from the above equations by using the maximum safe  $T_J$  of 120° C, the power drawn by the chip in the specific design, and the  $\theta_{JC}$  value from Table 6. The  $\theta_{JA}$  value depends on the airflow (measured at the top of the chip) provided by the system ventilation, board layout, board thickness, and potentially other factors in the design of the application. The  $\theta_{IA}$  values are given for reference only and are not guaranteed.

#### **Table 6. Thermal Resistances (0°C/W)** θ**JA,** θ**JC**



Figures [4](#page-24-0) through [7](#page-25-0) provide maximum case temperature as a function of frequency.

# <span id="page-24-0"></span>int<sub>el</sub>



**Figure 4. Maximum Case Temperature vs. Frequency for Typical Power Values** (132-lead PQFP, V<sub>cc</sub> = 5.5 V)









<span id="page-25-0"></span>**Figure 6. Maximum Case Temperature vs. Frequency for Typical Power Values (132-lead PQFP,**  $V_{cc}$  **= 3.6 V)** 





# <span id="page-26-0"></span>intel.

# **6.0 Electrical Specifications**

### **6.1 Maximum Ratings**

*Warning:* Stressing the device beyond the "Maximum Ratings" may cause permanent damage. These are stress ratings only.

#### **Table 7. 5 V Intel386 EXTC Processor Maximum Ratings**



#### **Table 8. 3 V Intel386 EXTB Processor Maximum Ratings**





### <span id="page-27-0"></span>**6.2 DC Specifications**



#### **Table 9. 5-Volt DC Characteristics**

# <span id="page-28-0"></span>intel.

#### **Table 10. 3-Volt DC Characteristics**



### <span id="page-29-0"></span>**6.3 AC Specifications**

[Table 11](#page-31-0) lists output delays, input setup requirements, and input hold requirements for the 5 V EXTC processor; [Table 12](#page-31-0) is for the EXTB processor. All AC specifications are relative to the CLK2 rising edge crossing the  $V_{cc}/2$  level for the EXTB, or 2.0 Volts for the EXTC.

Figures 8 and [9](#page-30-0) show the measurement points for AC specifications for the EXTB and EXTC processors. Inputs must be driven to the indicated voltage levels when AC specifications are measured. Output delays are specified with minimum and maximum limits measured as shown. The minimum delay times are hold times provided to external circuitry. Input setup and hold times are specified as minimums, defining the smallest acceptable sampling window. Within the sampling window, a synchronous input signal must be stable for correct operation.

Outputs ADS#, W/R#, CS5:0#, UCS#, D/C#, M/IO#, LOCK#, BHE#, BLE#, REFRESH#/CS6#, READY#, LBA#, A25:1, HLDA and SMIACT# change only at the beginning of phase one. D15:0 (write cycles) and PWRDOWN change only at the beginning of phase two. RD# and WR# change to their active states at the beginning of phase two. RD# changes to its inactive state (end of cycle) at the beginning of phase one. See the *Intel386™ EX Embedded Microprocessor User's Manual* for a detailed explanation of early READY# vs. late READY#.

The READY#, HOLD, BUSY#, ERROR#, PEREQ, BS8#, and D15:0 (read cycles) inputs are sampled at the beginning of phase one. The NA#, SMI#, and NMI inputs are sampled at the beginning of phase two.

**Figure 8. Drive Levels and Measurement Points for AC Specifications (EXTC)**



# <span id="page-30-0"></span>int<sub>el</sub>



**Figure 9. Drive Levels and Measurement Points for AC Specifications (EXTB)**





#### <span id="page-31-0"></span>**Table 11. 5-Volt AC Characteristics (Sheet 1 of 5)**

**NOTE:**

1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.

2. These are not tested. They are guaranteed by characterization.

3. Float condition occurs when maximum output current becomes less than  $I<sub>LO</sub>$  in magnitude. Float delay is not fully tested.

4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition within a specific CLK2 period.

5. These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.

6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes inactive as a result of READY# falling.

7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes inactive as a result of phase 2 rising.

# lntم





**NOTE:**

- 1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.
- 2. These are not tested. They are guaranteed by characterization.

3. Float condition occurs when maximum output current becomes less than  $I_{\text{LO}}$  in magnitude. Float delay is not fully tested.

4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition within a specific CLK2 period.

5. These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.

6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes inactive as a result of READY# falling.

7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes inactive as a result of phase 2 rising.



#### **Table 11. 5-Volt AC Characteristics (Sheet 3 of 5)**

**NOTE:**

1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.

2. These are not tested. They are guaranteed by characterization.

3. Float condition occurs when maximum output current becomes less than  $I_{\text{LO}}$  in magnitude. Float delay is not fully tested.

4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition within a specific CLK2 period.

5. These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.

6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes inactive as a result of READY# falling.

7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes inactive as a result of phase 2 rising.

# **intal**

#### **Table 11. 5-Volt AC Characteristics (Sheet 4 of 5)**



**NOTE:**

- 1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.
- 2. These are not tested. They are guaranteed by characterization.
- 3. Float condition occurs when maximum output current becomes less than  $I_0$  in magnitude. Float delay is not fully tested.
- 4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition within a specific CLK2 period.
- 5. These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.
- 6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes inactive as a result of READY# falling.
- 7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes inactive as a result of phase 2 rising.
- 8. This specification applies if READY# is generated internally.



#### **Table 11. 5-Volt AC Characteristics (Sheet 5 of 5)**

**NOTE:**

1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.

2. These are not tested. They are guaranteed by characterization.

3. Float condition occurs when maximum output current becomes less than  $I_{LQ}$  in magnitude. Float delay is not fully tested.

4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition within a specific CLK2 period.

5. These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.

6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes inactive as a result of READY# falling.

7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes inactive as a result of phase 2 rising.

# <span id="page-36-0"></span>**intal**

#### **Table 12. 3-Volt AC Characteristics (Sheet 1 of 5)**



**NOTE:**

1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.

2. These are not tested. They are guaranteed by characterization.

3. Float condition occurs when maximum output current becomes less than  $I_{10}$  in magnitude. Float delay is not fully tested.

4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition within a specific CLK2 period.

5. These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.

6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes inactive as a result of READY# falling.

7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes inactive as a result of phase 2 rising.



#### **Table 12. 3-Volt AC Characteristics (Sheet 2 of 5)**

**NOTE:**

1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.

2. These are not tested. They are guaranteed by characterization.

3. Float condition occurs when maximum output current becomes less than  $I_{\text{LO}}$  in magnitude. Float delay is not fully tested.

4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition within a specific CLK2 period.

5. These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.

6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes inactive as a result of READY# falling.

7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes inactive as a result of phase 2 rising.

# **intal**

#### **Table 12. 3-Volt AC Characteristics (Sheet 3 of 5)**



**NOTE:**

1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.

2. These are not tested. They are guaranteed by characterization.

3. Float condition occurs when maximum output current becomes less than  $I_{10}$  in magnitude. Float delay is not fully tested.

4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition within a specific CLK2 period.

5. These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.

6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes inactive as a result of READY# falling.

7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes inactive as a result of phase 2 rising.



#### **Table 12. 3-Volt AC Characteristics (Sheet 4 of 5)**

**NOTE:**

1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.

2. These are not tested. They are guaranteed by characterization.

3. Float condition occurs when maximum output current becomes less than  $I_{LO}$  in magnitude. Float delay is not fully tested.

4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition within a specific CLK2 period.

5. These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.

6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes inactive as a result of READY# falling.

7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes inactive as a result of phase 2 rising.



#### **Table 12. 3-Volt AC Characteristics (Sheet 5 of 5)**



**NOTE:**

1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating frequencies.

2. These are not tested. They are guaranteed by characterization.

3. Float condition occurs when maximum output current becomes less than I<sub>LO</sub> in magnitude. Float delay is not fully tested.

4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition within a specific CLK2 period.

5. These specifications are for information only and are not tested. They are intended to assist the designer in selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.

6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes inactive as a result of READY# falling.

7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes inactive as a result of phase 2 rising.

#### <span id="page-41-0"></span>**Figure 10. AC Test Loads**



#### **Figure 11. CLK2 Waveform**





<span id="page-42-0"></span>**Figure 12. AC Timing Waveforms — Input Setup and Hold Timing**



<span id="page-43-0"></span>

**Figure 14. AC Timing Waveforms — Output Valid Delay Timing for External Late READY#**





<span id="page-44-0"></span>**Figure 15. AC Timing Waveforms — Output Float Delay and HLDA Valid Delay Timing**

**Figure 16. AC Timing Waveforms — RESET Setup and Hold Timing and Internal Phase**







<span id="page-45-0"></span>**Figure 17. AC Timing Waveforms — Relative Signal Timing**









# **7.0 Bus Cycle Waveforms**

<span id="page-46-0"></span>**intal** 

Figures 20 throug[h 30](#page-55-0) present various bus cycles that are generated by the processor. What is shown in the figure is the relationship of the various bus signals to CLK2. These figures along with the information present in AC Specifications allow the user to determine critical timing analysis for a given application.

**Figure 20. Basic Internal and External Bus Cycles**



# **intal**



<span id="page-47-0"></span>**Figure 21. Nonpipelined Address Read Cycles**

<span id="page-48-0"></span>**Figure 22. Pipelined Address Cycle**





#### <span id="page-49-0"></span>**Figure 23. 16-bit Cycles to 8-bit Devices (using BS8#)**

# <span id="page-50-0"></span>int<sub>el</sub>

**Figure 24. Basic External Bus Cycles**



# **intel**



#### <span id="page-51-0"></span>**Figure 25. Nonpipelined Address Write Cycles**

# <span id="page-52-0"></span>**intal**

**Figure 26. Halt Cycle**



<span id="page-53-0"></span>**Figure 27. Basic Refresh Cycle**



<span id="page-54-0"></span>**Figure 28. Refresh Cycle During HOLD/HLDA**





<span id="page-55-0"></span>

**Figure 30. Interrupt Acknowledge Cycles**



This datasheet has been downloaded from:

[www.DatasheetCatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronic components.