8-BIT OTPROM FAMILY

(Am2764A, Am27128A, Am27256)

DISTINCTIVE CHARACTERISTICS

- Fast access times as low as 200 ns
- Low-power dissipation
- Both interactive and new Flashrite* programming algorithms available
- Single +5-V power supply
- TTL-compatible inputs and outputs
- ±10% power-supply tolerance available
- Programming voltage—12.5 V


GENERAL DESCRIPTION

The Am2764A, Am27128A, and the Am27256 are One-Time Programmable Read-Only Memories (OTPROMs) and are organized as 8 bits per word. The plastic OTPROMs are ideal for volume production. First, because they can be inventoried unprogrammed and used with current-level software revisions; second, there is no window to be covered to prevent light from changing data—this could eliminate a manufacturing step and increase the reliability of the system; and third, they are compatible with auto insertion equipment. All standard OTPROMs offer access times of 250 ns, allowing operation with highspeed microprocessors without any Wait states. Some of AMD's OTPROMs have access times of as fast as 200 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD OTPROMs offer separate output enable (\overline{OE}) and chip enable (\overline{OE}) controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's OTPROMs may be programmed using the Flashrite programming algorithm, which offers several fold improvement in programming time.

BLOCK DIAGRAM



BD000231


PRODUCT SELECTOR GUIDE

Family Part No.	Am276	Am2764A, Am27128A, Am27256						
Ordering Part No.:								
±5% V _{CC} Tolerance	2764A-2 27128A-2 27256-2	2764A 27128A 27256	2764A-4 27128A-4 27256-4					
±10% V _{CC} Tolerance	2764A-20 27128A-20 27256-20	2764A-25 27128A-25 27256-25	=					
t _{ACC} (ns)	200	250	450					
t _{CE} (ns)	200	250	450					
t _{OE} (ns)	75	100	150					

*Flashrite is a trademark of Advanced Micro Devices, Inc.

Publication # Rev. Amendment
08159 A /0
Issue Date: May 1986

CONNECTION DIAGRAMS **Top View**



		Am2764A	Am27128A	Am27256
Notes:	1	Vpp	Vpp	Vpp
	2	CE	CE	CE/PGM
	3	ŌĒ	ŌĒ	ŌĒ
	4	NC	A ₁₃	A ₁₃

PGM


PGM

A14


LOGIC SYMBOLS

Am2764A

Am27128A



Am27256




ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing

Am27256 = 32K x 8 OTPROM



Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

*Preliminary. Subject to Change.

Valid Co	mbinations
±5% V _{CC} Tolera	nce
AM2764A-2	
AM2764A	
AM2764A-4	
AM27128A-2	
AM27128A	PC, JC
AM27128A-4	
AM27256-2	
AM27256	
AM27256-4	
±10% V _{CC} Toler	ance
AM2764A-20	
AM2764A-25	
AM27128A-20	
AM27128A-25	PC, JC
AM27256-20	
AM27256-25	

FUNCTIONAL DESCRIPTION

Programming the 8-Bit OTPROMs

Upon delivery, or after each erasure, the OTPROM has all bits in the "1", or HIGH state. Zeros ("0s") are loaded into the OTPROM through the procedure of programming.

The programming mode is entered when a voltage greater than 12.0, but less than 13.3 V, is applied to the Vpp pin and \overline{PGM} ($\overline{CE/PGM}$ for 256K) is low. The data to be programmed is applied 8 bits in parallel to the Data I/O (DQn) pins.

The flowcharts (Figures 1 and 2) show AMD's Flashrite programming and interactive programming algorithms. The Flashrite programming algorithm improves the programming time by several folds as compared to the interactive algorithm.

The AMD Flashrite programming algorithm reduces programming time by using initial 100 μ s pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTPROM.

The Flashrite programming algorithm is programmed and verified at V_{CC} = 6.25 V and V_{PP} = 13.0 V. After the final address is completed, all bytes are compared to the original data with V_{CC} = V_{PP} = 5.25 V.

In addition to the Flashrite programming algorithm, OTPROMs are also compatible with AMD's interactive programming algorithm (see Figure 1).

The programming mode is entered when a voltage greater than 12.0 V but less than 13.3 V is applied to the Vpp pin.

The AMD interactive algorithm uses short (1 ms) program pulses by giving each address only as many pulses as necessary to program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTPROM. Programming and verification are done at $V_{CC} = 6.0 \ V \pm 5\%$.

The overprogram section of the algorithm programs the entire array by cycling through each address and applying an additional 2-ms program pulse. This section is done at $V_{CC} = 5.0 \text{ V } \pm 5\%$.

After the final address is completed, the entire OTPROM is verified at $V_{CC} = 5.0 \ V \pm 5\%$.

Auto Select Mode

The Auto Select mode allows the reading out of a binary code from an OTPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient-temperature range required when programming the OTPROMs.

To activate this mode, the programming equipment must force 12.0 V to ± 0.5 V on address line Ag. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Auto Select mode.

Byte 0 ($A_0 = V_{IL}$, $DQ_0 - DQ_7$) represents the manufacturer code, and byte 1 ($A_0 = V_{IH}$, $DQ_0 - DQ_7$), the device identifier code. These identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity,

with the most significant bit (MSB), DQ_7 , defined as the parity bit.

Read Mode

AMD OTPROMs have two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been LOW and addresses have been stable for at least t_{ACC} – t_{OE} .

Standby Mode

AMD OTPROMs have a standby mode which reduces the active power dissipation up to 80%. The OTPROM is placed in the standby mode by applying a TTL HIGH signal to the CE input. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

Output OR-Tieing

To accomodate multiple memory connections, a two-line control function is provided to allow for: 1) low-memory power dissipation, and 2) assurance that output-bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all dévices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

Program Inhibit

Programming of multiple OTPROMs in parallel with different data is also easily accomplished. Except for \overline{CE} or \overline{PGM} , all like inputs (including \overline{OE} and V_{PP}) of the parallel OTPROMs may be common. A TTL LOW-level program pulse applied to the \overline{PGM} ($\overline{CE}/\overline{PGM}$ for 256K) input with V_{PP} between 12.75 V and \overline{CE} LOW, will program that OTPROM. A HIGH-level \overline{CE} or \overline{PGM} input inhibits the other OTPROMs from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed.

Data for all the OTPROMs should be verified t_{OE} after the falling edge of \overline{OE} , Vpp must be between 12.75 V and 13.25 V for all OTPROMs.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1- μ F ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit-board traces on OTPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

FUNCTION TABLES

TABLE 1. Am2764A and 27128A MODE SELECT

PINS						
MODE	CE	ŌĒ	PGM	Ag	Vpp	OUTPUTS
Read	L	L	Н	X	Vcc	Dout
Output Disable	L	Н	Н	X	Vcc	Hi-Z
Standby	Н	Х	Х	Х	Vcc	Hi-Z
Program	L	Х	L	Х	V _{PP}	D _{IN}
Program Verify	L	L	Н	Х	Vpp	DOUT
Program Inhibit	Н	х	Х	Х	Vpp	Hi-Z
Auto Select	L	L	Н	۷н	Vcc	Code

TABLE 2. Am27256 MODE SELECT

MODE	CE/ PGM	ŌĒ	Ag	Vpp	OUTPUTS
Read	L	L	Х	Vcc	DOUT
Output Disable	L	Н	Х	Vcc	Hi-Z
Standby	Н	х	Х	Vcc	Hi-Z
Program	L	Н	Х	Vpp	D _{IN}
Program Verify	Н	L	Х	Vpp	D _{OUT}
Program Inhibit	Н	Н	х	Vpp	Hi-Z
Auto Select	L	L	VH	Vcc	Code

Key: L = LOW H = HIGH

X = Can be either LOW or HIGH

 $V_H = 12.0 \ V \pm 0.5 \ V$

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Ambient Temperature with Power Applied65 to +135°C
Supply Voltage
with respect to Ground
on all Inputs except Ag and Vpp +6.50 to -0.6 V
on A ₉ + 13.50 to -0.6 V
on Vpp+13.50 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _C)	0 to +70°C
Supply Voltage (VCC)	(Notes 1 & 2)
Notes: 1. For -2, blank, and -4 ver	sions, $V_{CC} = +4.75$ to

+5.25 V.
2. For -20 and -25 versions, V_{CC} = +4.50 to +5.50 V.

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, & 4)*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unita
Vон	Output HIGH Voltage	l _{OH} = -400 μA	2.4		٧
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	·	0.45	
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 1	٧
VIL	Input LOW Voltage		-0.1	+0.8	
lu	Input Load Current	V _{IN} = 0 to +5.5 V		10.0	μΑ
lo	Output Leakage Current	V _{OUT} = 0 to -5.5 V		10.0	μΑ
I _{CC1}	V _{CC} Standby Current (Note 6)	CE = V _{IH} , OE = V _{IL}		25	mA
	V _{CC} Active Current for Am2764A			75	
ICC2 VCC Active Current for Am27128A and Am27256	ŌĒ = ČĒ = V _{IL}		100	mA	
IPP1	Vpp Read Current (Notes 1 & 5)	Vpp = 5.5 V		5	mA

Notes: See notes following the Capacitance table on next page.


^{*}See the last page of this spec for Group A Subgroup Testing information.

CAPACITANCE (Notes 2 & 3)


Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Units
_ 	Input Capacitance	V _{IN} = 0 V	4	7	pF
CIN	Output Capacitance	V _{OUT} = 0 V	8	12	pF
Cout	Output Capacitance	1 1001			

- Notes: 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{CC}.
 - 2. Typical values are for nominal supply voltages.
 - 3. This parameter is only sampled and not 100% tested.
 - 4. Caution: The OTPROMs must not be removed from or inserted into a socket or board when Vpp or VCC is applied.
 - 5. Vpp may be connected to VCC directly except during programming. The supply would then be the sum of ICC and Ipp.
 - 6. ICC1 Max. is 40 mA for -4 devices.


KEY TO SWITCHING WAVEFORMS



SWITCHING TEST CIRCUITS



SWITCHING TEST WAVEFORMS



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤20 ns.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified* (Notes 1 & 3)

Parameter	Parameter	Test	-2, -20		Blank, -25		-4			
No.	Symbol	Description	Conditions (Note 4)	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	tACC	Address to Output Delay	CE = OE = VIL		200		250		450	ns
2	t _{CE}	Chip Enable to Output Delay			200		250		450	ns
3	^t OE	Output Enable to Output Delay			75		100		150	ns
4	t _{DF} (Note 2)	Output Enable HIGH to Output Float		0	60	0	60	0	80	ns
5	^t OH (Note 2)	Output Hold from Addresses, CE, or OE, whichever occured first		0		0		0		ns

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.


- 2. This parameter is only sampled and not 100% tested.
- Caution: The AMD 8-bit OTPROM Family must not be removed from or inserted into a socket or board when VPP or VCC is applied.
- Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: ≤ 20 ns,

Input Pulse Levels: 0.45 to 2.4 V,

Timing Measurement Reference Level — Inputs: 1 V and 2 V Outputs: 0.8 V and 2 V.

*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS



WF001321

Notes: 1. \overline{OE} may be delayed up to t_{ACC} - t_{OE} after the falling edge of \overline{OE} without impact on t_{ACC} .

2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

PROGRAMMING

This section covers Identifier bytes, Interactive Programming Flowchart, and Programming DC and AC Switching Programming Characteristics.




Figure 1. Interactive Programming Flow Chart




Figure 2. Flashrite Programming Flow Chart

TABLE 3. IDENTIFIER BYTES

Pins	Ao	DQ ₇	DQ ₆	DQ ₅	DQ ₄	DQ ₃	DQ ₂	DQ ₁	DQ ₀	Hex Data
Manufacturer Code	VIL	0	0	0	0	0	0	0	1	01
Am2764A Device Code	ViH	0	0	0	0	1	0	0	0	08
Am27128A Device Code	VIH	1	0	0	0	1	0	0	1	89
Am27256 Device Code	V _{1H}	0	0	0	0	0	1	0	0	04

Notes: 1. $A_9 = 12.0 \text{ V} \pm 0.5 \text{ V}$ 2. All other Address Lines = $\overline{\text{CE}} = \overline{\text{OE}} = \overline{\text{V}_{\text{IL}}}$ 3. For Am2764A, $\overline{\text{PGM}} = V_{\text{IH}}$ 4. For Am27256, $A_{14} = \text{Don't Care}$

INTERACTIVE PROGRAMMING ALGORITHM DC PROGRAMMING CHARACTERISTICS

Parameter Symbol	Parameter Description		Test Conditions	Min.	Max.	Units
lu	input Current (All Inputs)		V _{IN} = V _{IL} or V _{IH}		10.0	μΑ
VIL	Input LOW Level (All Inpu	ts)		-0.1	0.8	V
V _{IH}	Input HIGH Level			2.0	V _{CC} + 1	٧
VoL	Output LOW Voltage during Verify		I _{OL} = 2.1 mA		.45	V
VoH	Output LOW Voltage during Verify		i _{OH} = -400 μA	2.4		٧
		For Am2764A			75	mA
	V _{CC} Supply Current (Program and Verify)	For Am27128A and Am27256			100	
IPP3	V _{PP} Supply Current (Progr	ram)	CE = V _{IL} = PGM = CE/PGM		30	mA
V _{ID}	A ₉ Auto-Select Voltage			11.5	12.5	٧
	Interactive Programming A	lgorithm		12.0	13.3	٧
VPP Flashrite Programming Algor		porithm		12.75	13.25	٧
	Interactive Programming Algorithm			5.75	6.25	>
VCC	Flashrite Programming Algorithm			6.0	6.5	٧

PROGRAMMING AC CHARACTERISTICS

(Notes 1, 2, 3, and 4)

No.	Parameter Symbols	Parameter Description	Min.	Max.	Units
1	t _{AS}	Address Setup Time	2		μs
2	toes	OE Setup Time	2		μs
3	tos	Data Setup Time	2		μs
4	^t AH	Address Hold Time	2		μs
5	^t DH	Data Hold Time	2		μs
6	tor	Chip Enable to Output Float Delay	0	130	μs
7	tvps	V _{PP} Setup Time	2.0		μs
8	tvcs	V _{CC} Setup Time	2		μs
9	tpw	PGM Initial Program Pulse Width (Interactive)	.95	1.05	ms
		PGM Initial Program Pulse Width (Flashrite)	95	105	μs
10	topw	PGM Overprogram Pulse Width (Note 3,5)	1.95	2.05	ms
11	tCES	CE Setup Time	2		μs
12	toe	Data Valid from OE		150	ns


Notes: 1. T_A = +25°C ±5°C; see DC Programming Characteristics for V_{CC} and V_{PP} voltages.

2. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.


- 3. When programming the OTPROM family, a 0.1-μF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 4. Programming characteristics are guidelines which must be followed. They are not 100% tested to worst-case limits.
- 5. Interactive programming algorithm only.

INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS

Am2764A and Am27128A (Notes 1 and 2)



Am27256 (Notes 1 and 3)



Notes: 1. The input timing reference level is 0.8 V for V_{IL} and 2 V for V_{IH} .

- 2. toe and toe are characteristics of the device, but must be accommodated by the programmer.
- 3. toE and toFP are characteristics of the device, but must be accommodated by the programmer.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups*				
Voн	1, 2, 3				
VOL	1, 2, 3				
V _{IH}	1, 2, 3				
ViL	1, 2, 3				
ILI	1, 2, 3				
ILO	1, 2, 3				
lcc1	1, 2, 3				
lCC2	1, 2, 3				
lpp1	1, 2, 3				
I _{PP2}	1, 2, 3				
C _{IN}	4				
COUT	4				
C _{IN2}	4				
C _{IN3}	4				

^{*}For DC Programming Characteristics, only Subgroup 1 applies.

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	tACC	9, 10, 11
2	t _{CE}	9, 10, 11
3	t _{OE}	9, 10, 11
4	t _{DF}	9
5	tон	9

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.