SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading

#### description/ordering information

These octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. When these devices are used with the 'ALS241, 'AS241A, 'ALS244, and 'AS244A devices, the circuit designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE) inputs, and complementary OE and  $\overline{OE}$  inputs. These devices feature high fan-out and improved fan-in.


The -1 version of SN74ALS240A is identical to the standard version, except that the recommended maximum  $I_{OL}$  for the -1 version is 48 mA. There is no -1 version of the SN54ALS240A.

SN54ALS240A, SN54AS240A ... J OR W PACKAGE SN74ALS240A ... DB, DW, N, OR NS PACKAGE SN74AS240A ... DW OR N PACKAGE

#### (TOP VIEW) 20 VCC 1OE 19 20E 1A1 🛛 2 2Y4 🛛 3 18 1Y1 1A2 4 17 2A4 2Y3 🛛 5 16 1Y2 1A3 🛛 6 15 2A3 2Y2 🛛 14 1Y3 7 13 2A2 1A4 8 12 ] 1Y4 2Y1 **1**9 11 2A1 GND [ 10

## SN54ALS240A, SN54AS240A ... FK PACKAGE

(TOP VIEW)



#### **ORDERING INFORMATION**

т <sub>А</sub>	РАСКА	ORDERABLE PART NUMBER	TOP-SIDE MARKING								
			SN74ALS240AN	SN74ALS240AN							
	PDIP – N	Tube	SN74ALS240A-1N	SN74ALS240A-1N							
			SN74AS240AN	SN74AS240AN							
		Tube	SN74ALS240ADW	41 00 40 4							
		Tape and reel	SN74ALS240ADWR	ALS240A							
	SOIC - DW	Tube	SN74ALS240A-1DW	AL 6040A 4							
0°C to 70°C	501C - DVV	Tape and reel	SN74ALS240A-1DWR	ALS240A-1							
		Tube	SN74AS240ADW	450404							
		Tape and reel	SN74AS240ADWR	AS240A							
	SOP – NS	Top a and real	SN74ALS240ANSR	ALS240A							
	50P - N5	Tape and reel	SN74ALS240A-1NSR	ALS240A-1							
	SSOP – DB	Topo and real	SN74ALS240ADBR	G240A							
	330F - DB	Tape and reel	SN74ALS240A-1DBR	G240A-1							

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDAS214E – DECEMBER 1982 – REVISED AUGUST 2002

#### description/ordering information (continued)

#### **ORDERING INFORMATION**

TA	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	CDIP – J	Tube	SNJ54ALS240AJ	SNJ54ALS240AJ
	CDIP = J	Tube	SNJ54AS240AJ	SNJ54AS240AJ
		Tuba	SNJ54ALS240AW	SNJ54ALS240AW
–55°C to 125°C	CFP – W	Tube	SNJ54AS240AW	SNJ54AS240AW
		Tuba	SNJ54ALS240AFK	SNJ54ALS240AFK
	LCCC – FK	Tube	SNJ54AS240AFK	SNJ54AS240AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


## FUNCTION TABLE

_		(each bl	itter)
ſ	INP	UTS	OUTPUT
Γ	OE	Α	Y
Γ	L	Н	L
	L	L	Н
	Н	Х	Z



SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 1): DE	3 package
DV	V package 58°C/W
N	package 70°C/W
NS	S package 60°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
		SN54ALS240A			0.7	V
VIL	Low-level input voltage	SN74ALS240A, 'AS240A			0.8	v
1		SN54ALS240A, SN54AS240A			-12	4
ЮН	High-level output current	SN74ALS240A, SN74AS240A			-15	mA
		SN54ALS240A			12	
		017441 00404			24	
IOL	Low-level output current	SN74ALS240A			48†	mA
		SN54AS240A			48	
		SN74AS240A			64	
т.	Operating free oir temperature	SN54ALS240A, SN54AS240A	-55		125	°C
TA	Operating free-air temperature	0		70	C	

<sup>†</sup> Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST OF		SNS	4ALS24	0A	SN7	4ALS24	0A	LINUT	
PARAMETER	IESI CO	ONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	2 V V 4	
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	V	
	V <sub>CC</sub> = 4.5 V to 5.5 V,	I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2			
Mari		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V	
VOH	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA	2						v	
		I <sub>OH</sub> = -15 mA				2				
		I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4		
VOL	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 24 mA					0.35	0.5	V	
		$I_{OL} = 48 \text{ mA}^{\dagger}$					0.35	0.5		
IOZH	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.7 V			20			20	μA	
IOZL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20			-20	μA	
lj	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
ЦΗ	V <sub>CC</sub> = 5.5 V,	VI = 2.7 V			20			20	μA	
١ <sub>L</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA	
۱ <sub>O</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA	
		Outputs high		4	11		4	11		
ICC	V <sub>CC</sub> = 5.5 V	Outputs low		13	23		13	23	mA	
		Outputs disabled		14	25		14	25		

<sup>†</sup> Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V <sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I<sub>OS</sub>.



SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

		TEAT A		SN	54AS24	0A	SN	74AS24	DA	
PA	ARAMETER	TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	түр†	MAX	UNIT
V <sub>IK</sub> V		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		
Val		VCC = 4.3 V 10 3.3 V	$I_{OH} = -3 \text{ mA}$	2.4	3.4		2.4	3.4		v
Vон			I <sub>OH</sub> = -12 mA	2.4						v
		$V_{CC} = 4.5 V$	I <sub>OH</sub> = -15 mA				2.4			
Vai			I <sub>OL</sub> = 48 mA		0.27	0.55				V
	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 64 mA					0.31	0.55	v	
IOZH		$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.7 V			50			50	μA
IOZL		$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0.4 V			-50			-50	μA
lj		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
IН		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μA
	A inputs	V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> = 0.4 V			-1			-1	mA
۱Ľ	OE inputs	$v_{CC} = 5.5 v,$	V] = 0.4 V			-0.5			-0.5	IIIA
10‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-50		-150	-50		-150	mA
			Outputs high		11	17		11	17	
ICC	сс	V <sub>CC</sub> = 5.5 V	Outputs low		51	75		51	75	mA
			Outputs disabled		24	38		24	38	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. <sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I<sub>OS</sub>.

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R R	L = 50 pl 1 = 500 Ω 2 = 500 Ω	2,	Ι,	UNIT
			SN54AL	.S240A	SN74AL	.S240A	
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A	v	2	22	2	9	ns
<sup>t</sup> PHL	A	Ŷ	2	11	2	9	115
<sup>t</sup> PZH	OE	v	4	34	5	13	20
<sup>t</sup> PZL	ÛE	Ŷ	5	26	5	18	ns
<sup>t</sup> PHZ	OE	v	1	15	2	10	ns
<sup>t</sup> PLZ			3	24	3	12	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R R	CC = 4.5 L = 50 pF 1 = 500 2 = 500 A = MIN t	2, 2,	ν,	UNIT
			SN54A	S240A	SN74A	S240A	
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	А	V	1	7	1	6.5	ns
<sup>t</sup> PHL	A	Ŷ	1.2	6.5	1.2	6.5	115
<sup>t</sup> PZH	OE	V	1	7	1	6.4	ns
<sup>t</sup> PZL	ÛE	ř	1.1	9.5	1.1	9	115
<sup>t</sup> PHZ	ŌĒ	v	1.2	5.5	1.2	5	ns
<sup>t</sup> PLZ			1.5	12.5	1.5	9.5	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES 7 V $R_{L} = R1 = R2$ Vcc **S**1 $\leq$ $R_L$ R1 From Output Test From Output Test From Output Test Point **Under Test Under Test** Under Test Point Point С $C_L$ 3 RL R2 $C_L$ (see Note A) (see Note A) (see Note A) LOAD CIRCUIT FOR LOAD CIRCUIT LOAD CIRCUIT **BI-STATE** FOR 3-STATE OUTPUTS **TOTEM-POLE OUTPUTS** FOR OPEN-COLLECTOR OUTPUTS 3.5 V 3.5 V Timing **High-Level** 1.3 V 1.3 V 1.3 V Input Pulse 0.3 V 0.3 V th t<sub>su</sub> 3.5 V 3.5 V Data Low-Level 1.3 V .3 V 1.3 V Input Pulse 0.3 V 0.3 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATIONS SETUP AND HOLD TIMES 3.5 V Output Control 1.3 V .3 V (low-level 0.3 V enabling) - 3.5 V <sup>t</sup>PZL 1.3 V 1.3 V Input <sup>t</sup>PLZ 0.3 V ≈3.5 V <sup>t</sup>PHL Waveform 1 **t**PLH .3 \ S1 Closed VOH In-Phase (see Note B) 1.3 V VOL 1.3 V Output VOL 0.3 V tphz 🔶 **t**PLH <sup>t</sup>PZH tPHL -Vон Waveform 2 ۷он Out-of-Phase 1.3 V S1 Open 0.3 V 1.3 V 1.3 V Output (see Note B) VOL (see Note C) ≈0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS** NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics:  $PRR \le 1$  MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuits and Voltage Waveforms





24-Aug-2018

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-8859101SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8859101SA SNJ54ALS240AW	Samples
JM38510/38301B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 38301B2A	Samples
JM38510/38301BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 38301BRA	Samples
M38510/38301B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 38301B2A	Samples
M38510/38301BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 38301BRA	Samples
SN54ALS240AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54ALS240AJ	Samples
SN74ALS240A-1DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A-1	Samples
SN74ALS240A-1N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS240A-1N	Samples
SN74ALS240A-1NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A-1	Samples
SN74ALS240ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		G240A	Samples
SN74ALS240ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A	Samples
SN74ALS240ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A	Samples
SN74ALS240AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS240AN	Samples
SN74ALS240ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A	Samples
SN74AS240ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS240A	Samples
SN74AS240ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS240A	Samples
SN74AS240AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74AS240AN	Samples



24-Aug-2018

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AS240ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74AS240A	Samples
SNJ54ALS240AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54ALS 240AFK	Samples
SNJ54ALS240AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54ALS240AJ	Samples
SNJ54ALS240AW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8859101SA SNJ54ALS240AW	Samples
SNJ54AS240AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54AS240AJ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



#### www.ti.com

## PACKAGE OPTION ADDENDUM

24-Aug-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS240A, SN54AS240A, SN74ALS240A, SN74AS240A :

- Catalog: SN74ALS240A, SN74AS240A
- Military: SN54ALS240A, SN54AS240A
- NOTE: Qualified Version Definitions:
  - Catalog TI's standard catalog product
  - Military QML certified for Military and Defense Applications


# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS240A-1NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ALS240ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ALS240ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALS240ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AS240ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AS240ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

6-May-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS240A-1NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ALS240ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74ALS240ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ALS240ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AS240ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AS240ANSR	SO	NS	20	2000	367.0	367.0	45.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated